

## Contents

# COMPUTER ARCHITECTURE

## UNIT

### UNIT - I :

Computer architecture and organization, von Neumann model, CPU organization, Register organization, Various CISC Register Transfer, Bus and Memory, Arithmetic, Logic and Shift micro unit .....

### UNIT - II :

The arithmetic and logic unit, Fixed-point representation, sign-magnitude, 1's complement, Integer arithmetic – negation, addition, subtraction, division..... Floating-Point representation, Fixed-Point, Hardwired microprogrammed Microprogram sequence .....

### UNIT - III :

Central Processing Unit (CPU), Stack, Reverse Polish Notation, Two, Three- Address Instruction, RISC Instructions and CISC Characteristics, Modes of Transfer..... Priority Interrupt, Daisy Chaining, DMA, Input-Output Processor (I/O) .....

### UNIT - IV :

Computer memory system, Memory, RAM, ROM chip, auxiliary and cache memory – associative and non-associative mapping, write policy, Virtual memory – address space mapping, paging and segment access time, replacement algorithms .....

### UNIT - V :

Parallel Processing, Pipelining General Consideration, Arithmetic Pipeline, and Instruction Pipeline .....(195 to 217)  
Vector Operations, Matrix Multiplication, and Memory Interleaving, Multiprocessors, Characteristics of Multiprocessors .....(217 to 224)

## ORGANIZATION, VON NEUMANN MODEL, ON

(R.G.P.V., Dec. 2015)

Electronic machine that can solve operations and presenting the solution of detailed step-by-step instructions, which cause a computer program.

*1 block that any computer block. (R.G.P.V., June 2007)*

consists of five functionally arithmetic and logic, output and




information from human operators, display board of a video terminal, or communication lines.

data is stored in the memory for later use and logic circuitry to perform

operations are determined by a program stored in memory.

**Output Control Unit** – Finally the results are sent back to the outside world through the output unit. All of these actions are coordinated by the control unit.

It has been traditional to refer to the arithmetic and logic circuits in conjunction with the main control circuits as a **central processing unit** (CPU), or simply a **processor**. Input and output equipment is usually combined under the term **input/output unit** (I/O).



**Q.3. Differentiate between computer organization and architecture.**

**Ans.** Differences between computer organization and architecture are given below in

S.No.	Computer Organization
(i)	Computer organization refers to the operational units and interconnections that represent architectural specifications.
(ii)	Hardware details which are transparent to the programmer, such as the memory technology, control signals and interconnections between the computer and peripherals are referred to as organizational attributes.
(iii)	For example, an organization may specify the instruction by using a multiply unit or by using a shift register that makes repeated addition of the add unit of the system.

**Q.4. Write short note on computer organization.**

**Ans.** The simplest way to organize a computer is to have processor registers used the vacuum tubes technology for calculation as well as for storage and an instruction code format with two parts. The first part specifies the control purposes. So, these computers are also called as vacuum tubes or operation to be performed and the second specifies an address. The memory hermonic valves based machines. A vacuum tube, as shown in fig. 1.3, was address tells the control where to find an operand in memory. This operand is a fragile glass device, which used filaments inside it. The filaments when read from memory and used as the data to be operated on together with the heated generate electrons, which eventually help in the amplification and data stored in the processor register.

### Computer Organization

Instructions are stored in one memory unit with 4096 words  $2^{12} = 4096$ . If we store each word we have available four bits for possible operations and 12 bits for the control. The control reads a 16-bit instruction from the 12-bit address part of the memory. It then decodes the instruction code. Computers that use the name accumulator and label memory operand and the content

vacuum tubes were invented that are used in computers. All these computing techniques which refer to the phases of computer development resulted in a small, cheap, and economical development in the computer. The improvements made to the hardware and the software technologies.

The first generation computers used the vacuum tubes technology for calculation as well as for storage and control purposes. So, these computers are also called as vacuum tubes or hermonic valves based machines. A vacuum tube, as shown in fig. 1.3, was a fragile glass device, which used filaments inside it. The filaments when heated generate electrons, which eventually help in the amplification and



deamplification of electronic signals. These vacuum tube computers could perform computations in milliseconds. The memory of these computers was constructed using electromagnets, and all data and instructions of the system from punched cards. Instructions were written in assembly languages because programming languages were much later. These first computers were mainly used for computations. Some examples of computers are ENIAC, EDVAC, UNIVAC I and IBM 701.

#### (ii) Second Generation

A device, called transistor, was invented by John Bardeen, William Shockley and Julius Robert Oppenheimer. A transistor, as shown in Fig. 1.4, is used to increase the power of the original signal. It has three terminals: emitter (E), base (B) and collector (C). The base is needed to be amplified, is generally a small flow of current. The emitter is the input gate for the transistor, and the collector is the output gate for emitting the amplified signal. Second generation computers were built using transistors. Transistors were smaller, faster, and required very less power for operation. These characteristics of transistors made the second generation computers more powerful, more reliable, less expensive, smaller and cooler to operate than the first generation computers. Printers, secondary storage and operating system technology were also invented during this era.




Fig. 1.4 A Transistor

The memory of these computers was composed of magnetic cores. Magnetic disk and magnetic tape were the main secondary storage media used in second generation computers. Punched cards were still popular and widely

used in these computers. Another major advancement was the replacement of assembly language with high-level languages. High-level languages use simple English words to write instructions in a program. The use of high-level languages for multiple jobs to be batched together, the concept of time-sharing, and the transition from one job to the next concept helped in reducing the time, resulting in faster processing, and second generation computers. In the third generation of computers, the use of integrated circuits was seen in various applications like payroll, etc. Some examples of second generation computers are IBM 7090.

In 1958, Jack St. Clair Kilby invented the integrated circuit (IC). The major characteristic of the IC is the use of Integrated Circuits, which integrate several electronic components on a single chip of silicon. The IC technology was developed because it made it possible to integrate many components into very small (less than 5 mm<sup>2</sup>) (see fig. 1.5). Initially, the components were integrated up to about hundred





Fig. 1.5 An Integrated Circuit

third generation computers were more powerful, more reliable, less expensive, smaller and cooler to operate than the second generation computers.

**Msinventer**



memories were replaced by 1 access memories with very ecame cheaper, smaller and 2 tapes, floppy disks became cant development during the speed computer networking, d together, to enable them to ular for connecting several an organization and WANS at larger distances. This gave ms. Some of the examples of /AT, Apple and CRAY-1.

The different types of modern 4th generation computers. The large scale integration (ULSI) components to be fabricated increasing the power and speed primary and secondary storage 4th generation computers are faster, 4th generation computers.

igital computer. Explain its  
?V., June 2005, 2008, 2011)

On

*Describe the Von-Neumann model and explain the functioning of its components.*  
(R.G.P.V., June 2012, 2013)

On

*Draw and explain Von-Neumann model of computer and explain its subsystems.*  
(R.G.P.V., June 2014)



Or

Explain Von-Neumann model for computation. (R.G.P.V., Dec. 2010)

Or

Describe Von-Neumann model with the help of diagram.

(R.G.P.V., June 2010)

What is Von-Neumann systems.

Draw Von-Neumann model of computer.

Ans. Von-Neumann and the design of a new stored-program computer in 1946, known as the IAS Princeton Institute for Advanced Studies computer is the prototype of general purpose computers. The design of the IAS computer is shown in Fig. 1.7. It consists of -

- (i) A main memory
- (ii) An arithmetic and logic unit (ALU)
- (iii) A control unit
- (iv) Input and output devices

Q.7. Draw Von-Neumann model and explain the bottleneck ?

Ans. Von-Neumann Architecture

**Von-Neumann Bottleneck** is a problem in computer architecture where the CPU is affected by other factors besides the speed of the memory. To move instructions and data between the CPU and memory, to a lesser extent, the time required for the CPU to execute an instruction. It typically takes the CPU about 100 ns to move data from one of its internal registers to main memory since the first electronic computers. This forced designers to develop memory devices and processor-memory interface circuits that are fast enough to keep up with the fastest microprocessors. Indeed the CPU-M speed disparity has become such a feature of standard (Von-Neumann) computers that is sometimes referred to as the *Von-Neumann bottleneck*. RISC computers usually limit access to main memory to a few load and store instructions, other instructions, including all data processing and program

control instructions, must have their operands in CPU registers. This so-called *load-store architecture* is intended to reduce the impact of the Von-Neumann bottleneck by reducing the total number of the memory accesses made by the CPU. Caches directly address the Von-Neumann bottleneck by providing the CPU with fast, single-cycle access to its external memory.

Von-Neumann model.

(R.G.P.V., June 2016)

The Von-Neumann model are as follows -

1. It is a single read write memory. 2. It is addressable by location without any delay.

3. It is in a serial fashion (unless explicitly stated otherwise).

**Von-Neumann and Harvard Architecture**  
(R.G.P.V., Dec. 2009)

In the Von-Neumann architecture, program and data are stored in the same information-handling subsystem. In the Harvard architecture, program and data are stored and handled by different subsystems.

The Harvard architecture was first built in 1944 and for which the task and the data-handling task are performed using different storage technologies. Today, the Harvard architecture is used in many embedded applications because of the high speed, and operating one memory system for both program and data.

main embedded applications where the requirements are such that the performance advantages. Under certain conditions, it can be much faster than a Von-Neumann architecture for the same information processing. A mutable read-only memory can be used for program storage.

Instructions.




Fig. 1.8 Major Parts of CPU

Ans. The CPU contains three major parts, as depicted in fig. 1.8.

- (i) The register set which stores intermediate data used during the execution of the instructions.

(ii) The arithmetic logic unit that performs the required microoperations for executing the instructions.

(iii) The control unit that supervises the transfer of information among the registers and instructs the ALU as to which operation to perform.

The CPU performs a variety of operations which are incorporated in the computer system. It is defined as the computer system which uses machine language addressing modes, the instruction set, CPU registers. The boundary between the programmer and the hardware programmers see the same instruction set.

From the designer's point of view, the specifications for the design of the computer system involve selecting the instructions. The computer programmer must be aware of the data supported by the instruction set.

### REGISTER ORGANIZATION


**Q.11. What is register?**

**Ans.** A register is a storage element for storing one bit of information.

**Q.12. Write short note on register.**

**Ans.** Memory locations are used for storing data, instructions, products, pointers, counters, etc. Accessing memory is time consuming. It is more efficient to store data in processor registers. Registers are used only for performing various microoperations. For seven CPU registers, a bus system is used.

In fig. 1.9, the output of each register is connected to two multiplexers to form the two buses A and B. For a specific bus the selection times in each multiplexer choose one register or the input data. The A and B buses form the inputs to a common arithmetic logic unit. The operation chosen in the ALU determines the arithmetic or logic microoperation that is to be performed. The microoperation result is available for output data and also goes into the input



ster which gets the information from one of the register load inputs, data in the output bus and the

s system directs the information through the various components in

isters. (R.G.P.V., June 2010)

consecutive memory locations. The control reads an instruction from memory. It then continues by reading the next instruction. This type of instruction is called sequential. To calculate the address of the next instruction is completed. It is also

necessary to provide a register in the control unit for storing the instruction code after it is read from memory. The computer needs processor registers for manipulating data and a register for holding a memory address. The registers are listed in table 1.1 together with a brief description of their function and the number of bits that they contain.



Table 1.1 List of Registers for the Basic Computer

Register Symbol	Number of Bits	Register Name	Function
DR	16	Data register	Holds memory operand
AR	12	Address	
AC	16	Accumulator	
IR	16	Instruction register	
PC	12	Program counter	
TR	16	Temporary register	
INPR	8	Input register	
OUTR	8	Output register	

The memory unit has a capacity of 16 bits. Twelve bits of an instruction hold an operand. This leaves three bits to specify a direct or indirect operand read from memory. The accumulator is a 16-bit processing register. The instruction register (IR). The temporary data during the process. The program counter (PC) also has 12 bits and it holds the address of the instruction or data being transferred from memory after the current instruction. The input register (INPR) receives an 8-bit character. The output register (OUTR) holds an 8-bit character.

**Q.14. Write down different types of registers in the general register organization.**

**Ans.** Refer to Q.13 and Q.14.

**Q.15. Define the accumulator.**

**Write the function of accumulator in computer system.**  
(R.G.P.V., June 2008)

**Ans.** The accumulator is a register that holds the result of the execution of an instruction, and receives the result of most of the arithmetic and logical operations.

**Q.16. Explain program counter.** (R.G.P.V., June 2008, Dec. 2011)

Or

**Write the function of program counter in computer system.**  
(R.G.P.V., Dec. 2005, May/June 2006, Dec. 2013)

**Ans.** The program counter keeps track of the address of the instruction which is to be executed next. Therefore, it holds the address of the memory location which contains the next instruction to be fetched from the memory. After an instruction has been fetched, its content is automatically incremented assuming that instructions are normally executed sequentially. For a jump instruction, it jumps to the memory location specified in the instruction to be executed next.

(R.G.P.V., June 2008)

**Q.17. Define the instruction register in computer system.**  
(R.G.P.V., May/June 2006, Dec. 2013)

The instruction register (IR) holds the address of the instruction or data being transferred from memory after the current instruction. The input register (INPR) receives an 8-bit character. The output register (OUTR) holds an 8-bit character.

**Q.18. Define the instruction register in computer system.**  
(R.G.P.V., May/June 2006, Dec. 2013)

(R.G.P.V., June 2008)

The instruction register (IR) holds the address of the instruction or data being transferred from memory after the current instruction. The input register (INPR) receives an 8-bit character. The output register (OUTR) holds an 8-bit character.

**Q.19. Define the data register in computer system.**  
(R.G.P.V., Dec. 2005)

(R.G.P.V., June 2008)

The data register (DR) holds the data received from the instruction code or data received from the data bus. The data that are transferred to the data register until the write operation is completed. The data register is used to transfer data from the CPU to the memory or from the memory to the data register.

**BLEMS**

**Prob.1. The following program is stored in the memory unit of the basic computer. Show the contents of the AC, PC and IR (in hexadecimal), at the end, after each instruction is executed. All numbers listed below are in hexadecimal –**

Location	Instruction
010	CLA
011	ADD 016
012	
013	
014	
015	
016	
017	

Sol.

Location	Instruction	Con.
010	CLA	
011	ADD 016	
012	BUN 014	
013	HLT	
014	AND 017	
015	BUN 013	
016	CIA5	
017	93C6	

$$(CIA5)_{16} = 1100 \ 0001 \ 10$$

$$(93C6)_{16} = 1001 \ 0011 \ 11$$

$$\underline{1000 \ 0001 \ 10}$$

**Prob.2.** A digital computer has 8 registers of 8 bits each. The bus is constructed with multiplexers –

- How many selection inputs are there in each multiplexer?
- What size of multiplexer is needed?
- How many multiplexers are needed?

(R.G.P.V., Dec. 2009)

**Sol.** (i) There are total  $2^3 = 8$  registers.

Therefore, 3 selection lines are required to select one of 8 registers.

(ii)  $8 \times 1$  multiplexer is needed.

(iii) 8 multiplexers, one for each bit of the registers.

**Prob.3.** A digital computer has a common bus system for 16 registers of 32 bits each. The bus is constructed with multiplexers –

- How many selection inputs are there in each multiplexer?
- What size of multiplexer is needed?

re in the bus?

(R.G.P.V., Dec. 2011, 2012)

choose one of 16 registers.

t of the registers.

## MEMORY TRANSFERS

fer language’.

(R.G.P.V., June 2004, 2008)

Symbolic notations used to describe instructions. The term ‘register transfer language’ (RTL) is a notation which can perform a stated operation of the same or another register from programmers, who apply register transfer language (RTL) is a notation for the organization of digital computers. Register transfer language is a system for representing sequences among the registers. Register transfer language is believed to be as simple as English to memorize. It can also be used in digital systems.

Transfer and write down the basic

Register to another is represented by an operator. The statement

shows a transfer of the content of register R1 into register R2. The above expression designates that the content of R2 is replaced by the content of R1. However, after the transfer, the content of source register R1 does not change.




The statement that specifies a register transfer implies that circuits are available from the outputs of the source register to the inputs of the destination register and that the destination register has a parallel load capability. Usually it is desired that the transfer may take place only under a predetermined condition. This can be denoted as follows:

If  $P : R2 \leftarrow R1$   
where P is a control signal provided by the hardware, it is convenient to separate the control from the transfer by specifying a *control function* which is equal to 1 or 0. In the given below –

$$P : R2 \leftarrow R1$$

This indicates that transfer takes place only if  $P = 1$ .



(a) Block Diagram

Fig. 1.10 Transfer

Fig. 1.10 depicts the block diagram of a register transfer. Register R2 has a load input. Here, it is assumed that the clock signal is the one applied to the load input of R2.

It is shown in timing diagram that the transfer of data inputs of R2 are loaded into R2 on the rising edge of the clock at time  $t_1$ ; otherwise, the transfer does not take place while P remains active. Table 1.2 shows the basic transfer notation.

Table 1.2 Basic Transfer Notation

Symbol	Description	Examples
Letters (and numerals)	Denotes a register	MAR, R2
Parentheses ( )	Denotes a part of register	R2(0-7), R2(L)
Arrow $\leftarrow$	Denotes transfer of information	$R2 \leftarrow R1$
Comma ,	Separates two microoperations	$R2 \leftarrow R1, R1 \leftarrow R2$

Here, registers are represented by capital letters, and numerals may follow the letters. To represent a part of a register by specifying the range of bits or by giving a symbol name to a portion of a register, parentheses are used. A comma separates two microoperations and the direction of transfer. A comma separates two microoperations which are executed at the same time. The transfer of information from one register to another is denoted by the statement as given below:

$R2 \leftarrow R1$

ops, are used to make this

P.V., Dec. 2008, June 2013)

le which is equal to 1 or 0. In the given below –

be executed by the hardware

P.V., Dec. 2008, June 2013)


th three state gates instead of it that shows three states. Two and 0 as in a conventional gate. A high impedance state behaves as if the output is disconnected and does not perform any conventional operation. One of the most commonly used in the graphic symbol of a three state

$\begin{cases} = A & \text{if } C = 1 \\ = \text{high impedance} & \text{if } C = 0 \end{cases}$

Q.24. Draw and explain the implementation of 1-bit register.

(R.G.P.V., Dec. 2014)

Ans. The implementation of one bit register is shown in fig. 1.12. The edge triggered D flip-flop is used to store the 1-bit data, which is connected to the common bus through tri-state buffers.


***Fi***

The input D and output and output tri-state buffer re-enables the input tri-state buffer the D flip-flop in synchronization with the AND gate (see fig. 1.12). The Q output of the D flip-flop controls the state buffer.

The bus contention protocol buffers are active at a time. The buffer may be in the active s

**Q.25.** Draw and explain connections between the reg

**Ans.** The basic computer has 16-bit data bus and eight registers. Paths are made between the outputs of the number of wires will be 8. Information in a system will be 8. Fig. 1.13 illustrates the connection of the computer to a common bus. The computer is connected to the common bus. The bus lines are chosen for the bus lines is determined by the variables  $S_2$ ,  $S_1$  and  $S_0$ . The equivalent of the required binary output of IR is 5. The 16-bit output of IR is 101 because this is the bus are connected to the data inputs of the memory and to the inputs of each register. During the next clock pulse transition, the particular register whose load (LD) input is enabled receives the data from the bus. If the memory write input is activated then it receives the data from the bus. If the read input is activated and  $S_2S_1S_0 = 111$  then the memory places its 16-bit output onto the bus.



### ected to a Common Bus

each since they hold a memory to 0's when the contents of AR or PC receive information are transferred into the register. Each register has an input register (INPR) and an output register (OPR) and communicate with the lines of the common bus receive registers. Five registers have three control lines: ST (store), LD (load), and IN (increment).

operation is obtained by enabling the count input of the counter. Two registers have only a load input.

The input data and output data of the memory are connected to the common bus, however, the memory address is connected to AR. Thus, AR must always be used to specify a memory address. By employing a single register for the



address, we remove the need for an address bus that would have been required otherwise. The content of any register can be specified for the memory data input during a write operation. Likewise, any register can receive the data from memory after a read operation except AC. The 16 inputs of AC come from an adder and logic circuit. 16-bit inputs come from the data come from the outputs of AC microoperations like shift AC and AC are utilized for arithmetic and add DR to AC. The result of the output of the operation is sent to flip the input register.

**Q.26. Explain the different Explain how these registers are**

**Ans. Types of Registers –**

**Connection between the Re**

**Q.27. Why address and data**

**Ans.** The address and data pins. Since we do not require a common bus for address and address first, when the location data with that selected location.


**Q.28. Write explanatory not**

**Explain common bus system**

**Ans.** A typical computer system to facilitate the transfer of information a number of internal buses for registers and ALU. A bus which connects system, such as CPUs, IOPs, and

In a shared memory multiprocessor system, the processors request access to common memory or other common resources through the system bus. If no other processor is currently using the bus, the requesting processor may be granted access immediately. However, if another processor is currently utilizing the system bus, the requesting processor must wait. In addition, other processors may request the system bus at the same time. Then, arbitration

must be performed to resolve this multiple contention for the shared sources. Fig. 1.14 depicts the system bus structure for multiprocessors.



**Multiprocessors**

100 signal lines. Functionally, and control. Furthermore, there are 100 lines to the components. Data transfer between processors and common memory is a multiple of 8, with 16 and 32 lines to recognise a memory address at input or output ports. The number of addressable memory capacity in the system can access up to  $2^{24}$  (16 mega) words. The bus is terminated with three-state buffers to manage the transfer of data in either direction from process to memory.

It occurs in two ways – synchronous transfer between units, the control of the validity of data and address information to be performed. Typical operations include read and write, acknowledge signals such as bus request and responses.

**bus system that use multiplex**

**k registers of n-bits each to produce an n-line common bus.**

(R.G.P.V., Dec. 2008, June 2012)

**Or**

**Draw and explain the bus structure for the data transfer between registers and the common bus.**

(R.G.P.V., June 2013)

## 24 Computer Architecture

**Ans.** A bus system will multiplex  $k$  registers of  $n$ -bits each to produce an  $n$ -line common bus. The number of multiplexers needed to construct the bus is equal to  $n$ , the number of bits in each register. The size of each multiplexer must be  $k \times 1$  since it multiplexes  $k$  data lines. For example, a common bus for eight registers of 16 bits each requires a 4-line common bus. Each multiplexer must have to multiplex one significant bit of





Fig. 1.15 Bus

The construction of a bus system. Each register has  $n$  bits, numbered 0 to  $n-1$ .  $k \times 1$  multiplexers each having  $k$  selection lines will be such that

**Q.30.** Draw a common bus system with four registers.

**Ans.** A bus structure composed of a register, through which binary information is transferred one at a time. Control signals determine which register is chosen by the bus during each particular register transfer. The multiplexers select the source register whose binary information is placed on the bus. The construction of a bus system for four registers is illustrated in fig. 1.16.

**4-Line Common Bus**

numbered from 0 to 3. The bus lines carry four data inputs from 0 to 3. To show the inputs of the multiplexers at the same significant positions of one multiplexer to form the four 0 bits of the register, and so on. The two selection inputs of all four multiplexers are connected to the selection lines of the register and transfer them into the bus.

Table 1.3 Function Table for Bus

$S_1$	$S_0$	Register Selected
0	0	A
0	1	B
1	0	C
1	1	D

In a similar way, register B is chosen if  $S_1 S_0 = 01$  and so on. Table 1.3 shows the register which is selected by the bus for each of the four possible binary value of the selection lines.



# NUMERICAL PROBLEMS

Prob.4. Represent the following conditional control statement by two register transfer statements with conditional functions


If  $(P = 1)$  then  $(R_1 \leftarrow$

Sol.  $P : R$   
 $P'Q : 1$

Prob.5. Show the hardware include the logic gates for the binary counter with a count

$$xyT_0 + T_1 + y'T_2$$

Sol. The hardware implementation is shown in fig. 1.17.



Prob.6. Show the block diagram of the following register transfer statement

$$yT_2 : R_2 \leftarrow R_1, 1$$

Sol. Fig. 1.18 shows the block diagram of the given register transfer statement




Fig. 1.18


Prob.7. Design a hardware circuit by using common bus architecture to implement the following register transfer languages -

$$P : A_1 \leftarrow A_2$$

$$Q : A_2 \leftarrow A_3$$

$$R : A_4 \leftarrow A_1$$

architecture to implement



transfer statements for two 4-

content of R2 is added to the transferred to R1 if  $x = 0$ . Draw the block diagram of the two statements. Use a 4-bit adder and a quadruple to R1. In the diagram show the inputs of the multiplexer and

above given statements is shown




Fig. 1.20

Prob. 9. Show the hardware implementation for the following statements. The registers are 4-bit in length.

$$T_0 : A \leftarrow R_0, \quad T_1 : A \leftarrow R_1$$

$$T_2 : A \leftarrow R_2, \quad T_3 : A \leftarrow R_3$$

Sol. The conditions are table –

$T_0$	$T_1$
0	0
1	0
0	1
0	0
0	0

The condition statements are

$$S_1 = T_2 + T_3$$

$$S_0 = T_1 + T_3$$

$$\text{Load} = T_0 + T_1$$

The block diagram showing transfer is shown in fig. 1.21.




Fig. 1.21

## ARITHMETIC, LOGIC AND SHIFT MICROOPERATIONS, ARITHMETIC LOGIC SHIFT UNIT

(R.G.P.V., June 2010)

R.G.P.V., Dec. 2007, 2011)

2004, 2005, Dec. 2008, 2009,  
June 2012, 2013)

performed on the information  
ined after the operation may  
ter or may be put into another  
mples of microoperations. A  
rooperations increment and  
the shift right and shift left  
nal hardware organization is

ir function.

performed on the binary

: of microoperations.

erations can be specified by  
rocedure generally involves a  
enient to adopt an appropriate  
rs between registers and the  
associated with the transfers.  
ination provides an organized  
sequences in registers and the

microoperations ?

our categories –

- Register transfer microoperations transfer binary information from one register to another.
- Arithmetic microoperations perform arithmetic operations on numeric data stored in registers.



(iii) Logic microoperations perform bit manipulation operations on non-numeric data stored in registers.

(iv) Shift microoperations perform shift operations on data stored in registers.

**Q.33. Explain arithmetic microoperations.**

**Ans.** Addition, subtraction, increment, and decrement are arithmetic microoperations. An

It states that the content of register R2 and the sum transfer of this statement needs three in the addition operation. Other table 1.4.

Table 1.4 A

Symbolic Designation	
$R3 \leftarrow R1 + R2$	Cont
$R3 \leftarrow R1 - R2$	Cont
$R2 \leftarrow \overline{R2}$	Com
$R2 \leftarrow \overline{R2} + 1$	2's c
$R3 \leftarrow R1 + \overline{R2} + 1$	R1 pl
$R1 \leftarrow R1 + 1$	Incre
$R1 \leftarrow R1 - 1$	Decr

In general, subtraction is implemented by adding the 2's complement of the subtrahend to the addend. Instead of using the following statement -

R:

$\overline{R2}$  denotes the 1's complement of R2. Adding the 2's complement. Adding the 2's complement is equivalent to  $R1 - R2$ . Increment and decrement microoperations are symbolized by plus-one and minus-one operations.

In most computers, the multiplication operation is implemented with a sequence of add and shift microoperations, and division is implemented with a sequence of subtract and shift microoperations.

**Q.34. What do you understand by logic microoperations? Enlist the various logic microoperations.**

**Ans.** Logic microoperations are the microoperations which specify binary operations for strings of bits stored in registers. In these operations, each bit operation is considered separately and treated like binary variables. As an example, the operation  $R1 \vee R2$  represents the logical OR of the contents of two registers.

performed on the individual bits of the registers. Special symbols are used to distinguish them and to express Boolean functions. The logical AND operation and the symbol  $\wedge$  to represent the logical AND operation. The logical OR operation is the logical OR operation, it will represent the logical OR operation. The logical NOT operation is the logical NOT operation, it will represent the logical NOT operation. The logical XOR operation is the logical XOR operation, it will represent the logical XOR operation. The logical XNOR operation is the logical XNOR operation, it will represent the logical XNOR operation.

$R5 \vee R6$

between two binary variables of a register. It denotes an add microoperation. The logical AND operation is the logical AND operation, it will represent the logical AND operation.

performed with two binary variables. The truth tables obtained with these operations. In this table, each of the 16 possible Boolean functions of two variables is listed.

Truth Tables of Two Variables

$F_{10}$	$F_{11}$	$F_{12}$	$F_{13}$	$F_{14}$	$F_{15}$
0	0	0	0	0	0
0	0	0	0	0	1
0	0	0	0	1	0
0	0	0	0	1	1
0	0	1	0	0	0
0	0	1	0	0	1
0	0	1	1	0	0
0	0	1	1	0	1
0	1	0	0	0	0
0	1	0	0	0	1
0	1	0	1	0	0
0	1	0	1	0	1
0	1	1	0	0	0
0	1	1	0	0	1
0	1	1	1	0	0
0	1	1	1	0	1

The first column of table 1.6 represents these 16 Boolean functions of two variables  $x$  and  $y$  in algebraic form. The 16 logic microoperations obtained from these functions by replacing variable  $x$  by the binary content of register A and variable  $y$  by the binary content of register B. Boolean functions listed in first column of table 1.6 represent a relationship between two binary variables  $x$  and  $y$ . The first column and second column denote a relationship between register A and B.

Table 1.6 S

Boolean Function
$F_0 = 0$
$F_1 = xy$
$F_2 = xy'$
$F_3 = x$
$F_4 = x'y$
$F_5 = y$
$F_6 = x \oplus y$
$F_7 = x + y$
$F_8 = (x + y)'$
$F_9 = (x \oplus y)'$
$F_{10} = y'$
$F_{11} = x + y'$
$F_{12} = x'$
$F_{13} = x' + y$
$F_{14} = (xy)'$
$F_{15} = 1$

Q.35. What are the variables in shift-right microoperations. As example –

$R1 \leftarrow shl R1$

$R2 \leftarrow shr R2$

Shift to the left of the content of register R1. The content of register R2. Shift right position through the serial input.

For rotate operation circulates without loss of information. The shift register to its serial input. Circular shift left and right. The notation for the shift operation.

Operations

Operation

Register R

Register R

Shift-left register R

Shift-right register R

Shift-left R

Shift-right R

Shift microoperation shifts a number. Arithmetic shift-left multiplies a number by 2. Shift-right divides the number by 2. The number is unaltered since the sign of the number is preserved or divided by 2.

Shift microoperations.

(R.G.P.V., Dec. 2017)

Ans. Refer to Q.34 and Q.35.

Q.37. Explain different microoperations with example.

(R.G.P.V., June 2016)

Ans. Refer to Q.33, Q.34 and Q.35.

(i) **Logical Shift** – A logical shift is one which transfers 0 through the serial input. The symbols *shl* and *shr* are used for logical shift-left and shift-right respectively.



**Q.38. Explain arithmetic logic unit in detail.**

**Ans.** Instead of using the individual registers to perform microoperations directly, computer systems use various storage registers connected to common ALU. The data of particular registers are kept in the inputs of the common ALU to perform a microoperation. Then, the ALU performs an operation and its output is stored back in the register. The ALU is a combinational circuit from the source registers through which the operations can be performed during microoperations are performed over the overall ALU.




Fig. 1.22 illustrates one stage of the arithmetic logic unit. The data inputs to the multiplexer are  $S_3, S_2, S_1,$  and  $S_0$ . The other two data inputs to the multiplexer are  $A_{i-1}$  for shift right operation and  $A_{i+1}$  for shift left operation. The output carry  $C_{i+1}$  of a given arithmetic stage must be connected to the input carry  $C_i$  of the next stage in sequence. The input carry of the first stage is the input carry  $C_{in}$  which provides a selection variable for the arithmetic operations.

One stage of ALU unit shown in fig. 1.22 provides eight arithmetic operations, four logic operations and two shift operations.

**Table 1.8 Operations of the ALU**

Operation Select	Function
	Transfer A
	Increment A
	Addition
	Add with carry
	Subtract with borrow
	Subtraction
	Decrement A
	Transfer A
	AND
	OR
	XOR
	Complement A
	Shift Right A into F
	Shift left A into F

ration ? Explain any four  
logic unit with its function  
(R.G.P.V., May 2018)

microoperations cannot be

that will perform the above

(R.G.P.V., May/June 2006)

Here, PC cannot provide address to memory. Address must be transferred to AR first.

$AR \leftarrow PC$

$IR \leftarrow M[AR]$

(ii)  $AC \leftarrow AC + TR$ 

Here, add operation must be done with DR. Transfer TR to DR first.

 $DR \leftarrow TR$  $AC \leftarrow AC + DR$ (iii)  $DR \leftarrow DR + A$ Here, result of addition  
AC its content must be store $AC \leftarrow DR, DR$  $AC \leftarrow AC + DF$  $AC \leftarrow DR, DR$ 

UNIT

IT, FIXED POINT  
PRESENTATION, SIGN-  
MENT AND RANGE

(ALU).

computer system is the place  
s place during the processing  
lculations performed and all  
and instructions, stored in the  
l as and when needed, to the  
ults generated in the ALU are  
until needed at a later time.  
again to storage many times  
rithmetic and logic operations  
ct, multiply, divide and logic  
to or greater than.

U is interconnected with the  
e ALU in registers and the  
hese registers are temporary  
onnected by signal paths to  
ult of an operation. The flag




Fig. 2.1 ALU I/Ps and O/Ps

of the ALU.

**Q.2. Write down the functions performed by ALU.**

**Ans.** ALU (arithmetic and logic unit) is the part of the CPU which performs arithmetic and logic operations. Generally, an ALU performs the following



arithmetic and logic operations –

- |  |                                 |
|--|---------------------------------|
| (i) Addition                               | (ii) Subtraction                |
| (iii) Multiplication                       | (iv) Division                   |
| (v) Logical AND                            | (vi) Logical OR                 |
| (vii) Logical exclusive-OR                 | (viii) Complement (logical NOT) |
| (ix) Increment (add 1)                     |                                 |
| (x) Decrement (subtract 1)                 |                                 |
| (xi) Left or right shift by one bit        |                                 |
| (xii) Clear (the contents of the register) |                                 |

ALU does not perform other operations such as logarithmic, trigonometric and transcendental operations, which are performed by special purpose units. Modern microprocessors contain an ALU (i.e., an on-chip FPU).

**Q.3. Discuss the design of an ALU.**

**Take an example and explain.**

**Ans.** Functionally, an ALU is a combinational logic unit that performs arithmetic and logic operations such as addition, subtraction, multiplication, division, logical AND, OR, NOT, etc. Usually, the operands involve 4-bit or 8-bit data. In some cases, however, an arithmetic unit may also perform operations on BCD numbers and floating-point numbers. This requires additional necessary electronics to manipulate these data types.




Fig. 2.2 Organization of an Arithmetic Unit

The logic unit contains hardware elements that perform typical operations such as Boolean NOT and OR. Here, the design of a simple ALU using typical combinational elements such as gates, multiplexers, and a 4-bit parallel adder is discussed. For this approach, first an arithmetic unit and a logic unit are designed separately, then they are combined to obtain an ALU.

The arithmetic unit as shown in fig. 2.2, is a 4-bit parallel adder. The multiplexer selects the output of the parallel adder. In particular, if the selection input ( $S_0$ ) also selects –

as shown in fig. 2.3, is designed. The output  $G = X \text{ AND } Y$ ; otherwise, the ALU performs Boolean operations, other operations such as Boolean identities –

can be implemented by using additional hardware. The ALU is designed by the arithmetic and logic units as shown in fig. 2.4.




Fig. 2.3 Organization of a Logic Unit




Fig. 2.4 Combining the Outputs Generated by the Arithmetic and Logic Units

From this organization it can be seen that when the select line  $S_1 = 1$ , the multiplexers select outputs generated by the logic unit; otherwise, the outputs of arithmetic unit are selected. The select line,  $S_1$ , is referred to as the *mode input* since it selects the derived mode of operation. A complete block diagram schematic of this ALU is shown in fig. 2.5.




Fig. 2.5 Schematic R  
The truth table illustrating

Select Lines		
$S_1$	$S_0$	
0	0	$X \vee Y$
0	1	$X \wedge Y$
1	0	$X \oplus Y$
1	1	$X \ominus Y$

Fig. 2.6 Truth Table Cont

#### Q.4. Discuss fixed point

Ans. In the fixed-point representation, numbers are represented as integers or fractions. The location of the decimal point is assumed to be at the extreme left or right.

If the binary or decimal point is at the extreme left, then all numbers are positive or negative integers. If the radix point is assumed to be at the extreme right, then all numbers are positive or negative fractions.

Consider that you have to multiply 23.15 and 33.45. This will be represented as  $2315 \times 3345$ . The result will be 7743675. The decimal point has to be placed by the user to get the correct result, which is 774.3675. So

#### Q.5. What do you understand by integer representation ?

Numbers can be represented in the fixed-point representation system, the user has to keep track of the radix point, which can be a tedious job. Only binary digits 0 and 1 are used. It is straightforward if we are using sign-magnitude representation. The sign bit could be used to represent the

#### Integer representation in brief.

It can be negative as well as positive. The most significant (left-most) bit in the word is the sign bit. If the left most bit is 0 and the number is positive, and if it is 1, the number is negative. Sign-magnitude representation uses a sign bit. The rightmost bit is the least significant bit. The integer in an  $n$  bit word. For

limitations. First, addition and subtraction of the numbers and their signs. Second, there are two sign-magnitude representation

#### One's complement representation ?

One's complement is specific to binary. Each 1 is replaced by 0 and each 0 is replaced by 1. One's complement of the first bit is the sign bit. If one of these

numbers is positive then the other number will be negative with the same magnitude and vice versa. For example  $(01101)_2$  represents  $(+13)_{10}$  whereas  $(10010)_2$  represents  $(-13)_{10}$  in this representation.

This method is widely used for representing signed numbers. In this representation also, MSB is 0 for positive numbers and 1 for negative numbers.



(ii) **2's Complement Representation**—Two's complement of a binary number can be calculated by adding 1 to one's complement of the binary number. For example, 2's complement of 0101 is 1011. Since 0101 represents  $(+5)_{10}$ , therefore 1011 represents  $(-5)_{10}$  in 2's complement representation.

In this representation, if the MSB is 0 the number is positive whereas if MSB is 1 the number is negative. That is, the 2's complement of a

**Q.8. What are the different ways of representing integers?**

**Ans.** There are various

**Integer Representation**

**Sign-magnitude Representation**

**1's and 2's Complement Representation**

The best way of representing integers is not very simple. A single notation for zero, which is used to test for a 0 result. Also, it is used in arithmetic addition operation.

Hence, 2's complement representation is used for numbers inside a computer.

**Q.9. What is the difference between 1's and 2's complement representation of a number?**

**Ans.** 2's complement representation of a number is obtained by leaving the two most significant bits unchanged and the first 1 unchanged and all other higher significant bits. It is obtained by leaving the two most significant bits unchanged and replacing 1's by 0's and 0's by 1's. Signed-2's complement representation of the positive number, including the sign bit, is obtained by

**Q.10. Explain 2's complement representation.**

**Ans.** The addition of 2's complement of a number is equivalent to the subtraction of the number. Suppose, we want to subtract 0010 (2 decimal) from 0101 (5 decimal). If the 2's complement of 0010 is added to 0101, the sum will be 0011 (3 decimal). It is equal to  $0101 (5 \text{ decimal}) - 0010 (2 \text{ decimal}) = 0011 (3 \text{ decimal})$ .

## NUMERICAL PROBLEMS

1. Convert hexadecimal number  $(F3)_{16}$  into decimal number.

(R.G.P.V., June 2014)

50

10

with the indicated bases to

(R.G.P.V., June 2015)

$$1 \times 3^2 + 2 \times 3^1 + 1 \times 3^0$$

$$1 = (151)_{10}$$

$$1 \times 5^1 + 0 \times 5^0$$

$$= 5 + 0$$

**Ans.**

**Ans.**

ing 2's complement notations for the values in decimal numbers.

(R.G.P.V., Dec. 2017)

ve. Since 01110000 represents 16, 000 is 10010000 representing 16.

ve. Since 11001111 represents 111 is 00110001 representing 111.

ve. Since 10001111 represents 111 is 01110001 representing 111.

$$(+113)_{10}$$

$$(iv) 01010101$$

If the LSB bit is 0, then number is positive. Since 01010101 represents  $(+85)_{10}$ , therefore 2's complement of 01010101 is 10101011 representing  $(-85)_{10}$ .

## INTEGER ARITHMETIC – NEGATION, ADDITION AND SUBTRACTION, MULTIPLICATION, DIVISION

**Q.11. Define arithmetic processor.**

**Ans.** In a processor unit, it is called **arithmetic processor**. The registers during the execution of the instruction define the operation to be performed on the data. In decimal data, and in both cases, the data is in decimal form. Integers or fractions may be represented in decimal form. Negative numbers may be represented in two's complement representation. If the processor is included, then arithmetic operations for binary point representation, it would be performed.

**Q.12. How do you perform subtraction?**

**Ans.** The negation of an integer is carried out by inverting the complement and can be carried out by the processor.

(i) Take the complement of the sign bit.

(ii) Treating the result as a negative number.

**Q.13. Give the flowchart for the algorithm for adding and subtracting two numbers in signed-2's complement representation. Explain the steps.**

**Ans.** The addition of two numbers is performed by adding the numbers with the carry. In subtraction, first the minuend is added to the minuend. When the sum occupies  $n + 1$  digits, an overflow occurs. The overflow can be detected by the carry out of the last two carries out of the adder.

The hardware implementation of the adder is shown in fig. 2.7. The leftmost bits represent the sign bits of the numbers. The two sign bits are added or subtracted together with the other bits in the complement and parallel adder. If there is an overflow, then the overflow flip-flop V is set to 1 and output carry is discarded.

**Fig. 2.7 Hardware for Signed 2's Complement Addition and Subtraction**





Fig. 2.8 shows the flowchart for the algorithm of adding and subtracting two binary numbers in signed-2's complement representation. The sum is obtained by adding the AC and BR registers. If the exclusive-OR of the last two carries is 1, then overflow bit V is set to 1, otherwise it is cleared to 0. For subtraction, the complement of BR is added to AC. An overflow occurs if two numbers added could



**and Subtracting Numbers in signed-2's complement representation**

**and subtraction for fixed point numbers (R.G.P.V., Dec. 2004, 2006)**

**addition and subtraction of two numbers in signed-2's complement representation (R.G.P.V., Dec. 2007, June 2013)**

**addition and subtraction of two numbers in signed-2's complement representation with subtraction of one stage of the adder (R.G.P.V., June 2008)**

**addition and subtraction of two numbers in signed-2's complement representation. Indicate how an overflow is detected (R.G.P.V., Dec. 2008)**

**addition and subtraction of two numbers in signed-2's complement representation. Also draw the flowchart. (R.G.P.V., June 2011)**

**Or**

**Draw flowchart to explain how addition and subtraction of two fixed point numbers can be done. Also draw a circuit using full adder for the same. (R.G.P.V., Dec. 2013)**



**Ans.** The signed-magnitude numbers are familiar because they are used in everyday arithmetic calculations. If we add or subtract two numbers  $A$  and  $B$ , then we find that there are eight different conditions to consider, depending upon the sign of numbers, and the operation performed. These conditions are listed in first column of table 2.1.

Table 2.1 Addition and Subt

Operation	Add Magnitudes	$H$
$(+A) + (+B)$	$+(A + B)$	
$(+A) + (-B)$		
$(-A) + (+B)$		
$(-A) + (-B)$	$-(A + B)$	
$(+A) - (+B)$		
$(+A) - (-B)$	$+(A + B)$	
$(-A) - (+B)$	$-(A + B)$	
$(-A) - (-B)$		

The algorithms for addition, stated as follows –

**Addition Algorithm** – When two magnitudes and attach the signs are different, then first compare magnitudes from the larger, choose the sign of the larger, and take the 2's complement of the sign of  $A$  if  $A$  is smaller than  $B$  and make the sign of the result from  $A$  and make the sign of the result.


**Subtraction Algorithm** – When the two magnitudes and attach the signs are identical, compare the magnitudes from the larger. Choose the sign of the larger. Choose the sign of the larger magnitude than other. If the magnitude of  $A$  is larger than  $B$ , then the result is from  $A$  and make the sign of the result from  $A$  and make the sign of the result.

The two algorithms are similar except for the sign comparison. The procedure to be used for identical signs in the addition algorithm is the same as for different signs in the subtraction algorithm and vice versa.

**Hardware Implementation** – It is necessary for implementing the two arithmetic operations with hardware that the two numbers, be stored in registers. Now, let  $A$  and  $B$  be the two registers that hold the magnitudes of

the numbers, and  $A_s$  and  $B_s$  be the two flip-flops that hold the corresponding signs. The result of the operation may be transferred to a third register. A saving is obtained if the result is transferred into  $A$  and  $A_s$ . So,  $A$  and  $A_s$  form a register.

are for implementing the registers  $A$  and  $B$  and sign  $A_s$  to the 2's complement of  $B_s$ . here it can be checked to



are for Signed Magnitude and Subtraction

carry of the adder. When  $M = 0$ , the input carry is 0, and the output  $S = A + B$ . When  $M = 1$ , the 1's complement of  $B$  is added, and output  $S = A + \bar{B} + 1$ . This is the 2's complement of  $B = A - B$ .

The flowchart for the hardware implementation is shown in Fig. 2.1. If the input carry is 1, the signs are different; if it is 0, the signs are identical. The flowchart dictates that the magnitudes be added. The magnitudes, where  $EA$  is a carry in  $E$  constitutes an overflow

if it is set to 1. The value of  $E$  is transferred into the AVF (add-overflow flip-flop).

If the signs are different for an **add** operation or identical for **subtract** operation, the two magnitudes are subtracted. The magnitudes are subtracted by adding  $A$  to the 2's complement of  $B$ . No overflow will take place if AVF is cleared to 0. A 1 in  $E$  indicates that  $A \geq B$  and the number in  $A$  is the correct

result. Sign  $A_s$  must be made positive to avoid a negative zero, if the result is zero. A 0 in E indicates that  $A < B$ . In this case, it is necessary to take the complement of the value in A. This operation can be done with microoperations  $A \leftarrow \bar{A} + 1$ . The 2's complement is obtained from these two microoperations. When  $A < B$ , the sign of the result is negative. Then, it is necessary to complement the result. The final result is obtained in register A and an overflow indication. The final value of the product is stored in register A.





Fig. 2.10 Flowchart for

Q.15. Explain sign-magnitude representation and give the hardware for multiplication.

Ans. Refer to Q.6, Q.7 and Q.14.

Q.16. Explain hardware algorithm for multiplication.

Ans. Algorithm for multiplication of two fixed-point binary numbers is shown in fig. 2.11. Initially, the multiplier is in Q and multiplicand in B, and



1 Flowchart of Multiply Operation

Q.17. Explain sign-magnitude representation and give the hardware for multiplication.

Ans. Refer to Q.6, Q.7 and Q.14.

Q.18. Explain hardware algorithm for multiplication.

In the example, if the multiplier bit is a 1, the multiplicand is copied down, otherwise zeros are copied down. The numbers copied down in successive lines are shifted one position to the left from previous number. At last, numbers are added and their sum forms the product. If both the numbers have the same sign, the sign of product is positive, else it is negative.



In the above process of multiplication, some changes are made implementing with a digital computer. First, instead of providing register to store and add simultaneously as many binary numbers as there are bits in multiplier. It is convenient to provide an adder for the summation of binary numbers and successively accumulate the partial products in it. Second, instead of shifting the multiplier to the right, which save required relative positions. The multiplier is shifted to the right. If the multiplier bit is 0, there is no need to add its values.




Fig. 2.12 H

Fig. 2.12 shows the hardware for Booth's multiplication. The multiplier is stored in Q register. Initially, the counter is set to a number equal to the number of bits in the multiplier. The counter is decremented by one. When the content of the counter reaches zero, the content of the counter is moved to the multiplier register and the multiplier is shifted to the right. This shift is done by shifting the least significant bit of A into the multiplier register. After the shift, one bit of the multiplier is shifted one position to the right.

**Q.18. Explain Booth's multiplication algorithm. Illustrate the same with an example of your choice.**

**Or** Describe in detail Booth's multiplication algorithm and its hardware implementation. (R.G.P.V., June 2011)

**Or** Explain Booth's algorithm with its theoretical basis. (R.G.P.V., Dec. 2011)

**Ans.** Booth algorithm provides a method for multiplying binary integers using signed 2's complement representation. It operates on the fact that strings of 1's in the multiplier require no addition but just shifting, and a string of 1's in the multiplier from bit weight  $2^k$  to weight  $2^m$  can be treated as  $2^{k+1} - 2^m$ .


When the multiplier bit is 1, the multiplier is shifted to the right and the multiplier bits are added to the partial product register. The multiplier bits are altered according to the Booth's algorithm.

When the multiplier bit is 0, the multiplier is shifted to the right and the multiplier bits are not added to the partial product register.

When the multiplier bit is 1, the multiplier is shifted to the right and the multiplier bits are added to the partial product register. The multiplier bits are altered according to the Booth's algorithm.

When the multiplier bit is 1, the multiplier is shifted to the right and the multiplier bits are added to the partial product register.



(SC)



### Booth's Algorithm

Booth's algorithm for multiplication of two signed binary numbers. It is based on the fact that strings of 1's in the multiplier (n) can be treated as  $2^{k+1} - 2^m$ . The algorithm requires the addition and subtraction of the multiplicand to the partial product in AC. When two bits are equal the partial product does not change. Since the addition and subtraction of the multiplicand follow each other, overflow cannot occur. The next step is to shift right the partial product.

When the multiplier bit is 1, the multiplier is shifted to the right and the multiplier bits are added to the partial product register. The multiplier bits are altered according to the Booth's algorithm.



**Fig. 2.14 Flowchart**

and the multiplier. This is shifts AC and QR to the right, decremented and loop is repeated. Booth algorithm for  $n = 13$  is  $+117$ .


[illegible]

**Fig. 2.15**

**Q.19. Draw and explain 2-bit by 2-bit array multiplier. (R.G)**

(R.G.P.V., June 2011)

Ans. Checking the bits of the multiplier one at a time and forming partial products requires a sequence of add and shift microoperations. The one microoperation by 1 at once. This is a fast as the time only for the multiplication array.



**Multipliiert**

ers as shown in fig. 2.16. bits are  $y_1$  and  $y_0$ , and the by multiplying  $y_0$  by  $x_1x_0$  produces a 1 if both  $y_0$  and  $x_0$  an AND operation, thus it partial product is formed by by multiplying  $y_1$  by  $x_1x_0$  partial products are added there are more bits in the adders to produce the sum. it does not go through an AND gate.

more bits can be constructed.

A bit of multiplier is ANDed with all bit of multiplicand in as many levels as there are bits in the multiplier. Output in each level of AND gates is added in parallel with the partial product of the previous level to form a new partial product. At the last level AND gates produce the product. For  $j$  multiplier bits and  $k$  multiplicand bits, we require  $j \times k$  AND gates and  $(j - 1)k$ -bit address to produce the product of  $j + k$  bits.



Q.20. Design an array multiplier that multiplies two 4-bit numbers. Use AND gates and binary adders.

Or

Draw and explain the circuit diagram of 4-bit by 3-bit array multiplier.

Ans. We consider a multiplier with four bits with a number of the multiplier by gates and two 4-bit adders shows the logic diagram of the




Fig. 2.17 4


Q.21. Draw the flowchart for binary numbers in sign-magnitude.

Draw and explain the flowchart.

Ans. Fig. 2.18 shows the flowchart of divide algorithm. Initially, the dividend is in B and divisor in A and Q. The sign of result is transferred into  $Q_s$  to be part of quotient. SC is set with the constant which is the number of bits in the quotient. Since an operand must be stored with its sign, one bit of the word will be occupied by the sign and the magnitude will consist of  $n - 1$  bits. The divide overflow condition is tested by subtracting the divisor in B from half of

the bits of the dividend stored in A. If  $A \geq B$ , then divide overflow flip-flop (OVF) is set and the operation is terminated prematurely. If  $A < B$ , no divide overflow occurs so the value of dividend is restored by adding B to A.

Divide Operation



Operation

Shifting the dividend in AQ to the left and the shifted bit into E is 1, we are allowed by  $n - 1$  bits while B is shifted from EA and 1 inserted into A. If A is missing the high-order bit, its value, the 2's complement

of B results in -

$$(EA - 2^{n-1}) + (2^{n-1} - B) = EA - B$$

If we want E to remain a 1, then the carry from this addition is not transferred to E. If the shift-left operation inserts a 0 into E, the divisor is

subtracted by adding its 2's complement value and the carry is transferred into E. If  $E = 1$ , it means that  $A \geq B$ ; therefore  $Q_n$  is set to 1. If  $E = 0$ , it indicates that  $A < B$  and the original number is restored by adding  $B$  to  $A$ . In the latter case, we leave a 0 in  $Q_n$ . This process is repeated again with register  $A$  holding the partial remainder. The process is repeated until the remainder is zero. The final remainder is in register  $Q$  and the remainder is in register  $SC$ .

Quotient sign is in  $Q_5$  and the original sign of the dividend.

**Q.22. Explain the necessity of two fixed point binary number division and show the divide overflow condition.**

**Explain the algorithm for divide overflow?**

**Ans. Hardware** – The hardware for divide overflow is identical to that required for fixed point binary multiplication shown in fig. 2.12. Register  $A$  holds the dividend and the previous value of  $Q_n$  and the previous value of  $E$  are used in the division process. The dividend is shifted right and the divisor is subtracted by adding its 2's complement value. The quotient bit 1 is inserted into  $Q_n$  and the process is repeated. If  $E = 1$ , the dividend remains a 0. The value of  $B$  is shifted right to its previous value. The process is repeated again until all five partial remainder is shifted left. The quotient is in  $Q$  and the remainder is in  $SC$ .

Divisor:  
B = 10001

```

      11
  ) 0111000
    01110
    -----
    011100
    -10001
    -----
    -010110
    -10001
    -----
    -001010
    -010100
    -----
    -10001
    -000110
    -----
    -00110
  
```

Remainder  $\geq B$ ; enter 0 in  $Q$ ; shift right  $B$   
Shift right  $B$  and subtract; enter 1 in  $Q$   
Remainder  $< B$ ; enter 0 in  $Q$   
Final remainder

**Fig. 2.19 Example of Binary Division with Digital Hardware**  
**Flowchart for Division Algorithm** – Refer to Q.21.

**Divide Overflow** – When the dividend is twice as long as the divisor, the condition for overflow can be stated as follows – A divide-overflow condition occurs if the high-order half bits of the dividend constitute a number greater than or equal to the divisor. Another problem associated with division is the divide-overflow condition. The divide-overflow condition must be avoided. The divide-overflow condition occurs if any dividend will be greater than or equal to the divisor. Overflow condition occurs if a divide-overflow flip-flop is set.

**Q and SC during the division of 111 (multiplicand) and 10001 (divisor).**

ation.

A	Q	SC
1000	10101	101
111		
111		
1111	11010	100
0111	11101	011
1111		
0110		
0011	01110	010
1001	10111	001
1111		
1000		
0100	01011	000

**g Booth's multiplication.**

**Sol.** The step-by-step multiplication process using Booth's algorithm for the given numbers is shown in table 2.3. Here,

$$BR = 11001 \text{ } (-7) \text{ \{2's complement\}}$$

$$\overline{BR} + 1 = 00111$$

$$QR = 00011$$





(ii)  $(+15) \times (-13) = -195 = (1100111101)_2$ 's complement

BR = 01111 (+15)

QR = 10011 (-13)

Table 2.6

$Q_n$	$Q_{n+1}$	$BR = 01111$ $\overline{BR} + 1 = 1$
1	0	Initial Subtract BF
1	1	ashr
0	1	ashr Add BR
0	0	ashr
1	0	ashr Subtract BR
		ashr

Prob.8. Explain Booth's step multiplication process using (+15) and (-13) in binary.

Sol. Booth's Multiplication

Also refer to Prob.7 (ii).

Prob.9. Explain Booth's table for register contents used multiplier = -6 and multiplicand = +5.

Sol. Booth's Algorithm -

Now, multiplication of 5 \* (-6). Table 2.7 shows the step-by-step process. The multiplier in QR is negative, so the 10-bit product appears in AC and is the original sign bit of the multiplier.

Here,

BR = 00101 (+5)

$\overline{BR} + 1 = 11011$  (-5)

QR = 11010 (-6) {2's complement}

Table 2.7 Multiplication of 5 \* (-6) with Booth Algorithm

$Q_n$	$Q_{n+1}$	$BR = 00101$ $\overline{BR} + 1 = 11011$	AC	QR	$Q_{n+1}$	SC
		Initially	00000	11010	0	101
		ashr	00000	01101	0	100
					0	011
					11	010
					01	001
					10	000

using Booth method.

(R.G.P.V., May 2018)

er to Q.18.

$$\begin{array}{r}
 0 \ 1 \ 0 \\
 1 \ 0 \ -1 \\
 \hline
 1 \ 1 \ 0 \\
 0 \ 0 \ \times \\
 0 \ \times \ \times \\
 \times \ \times \ \times \\
 \hline
 1 \ 1 \ 0 \quad (-10)
 \end{array}$$

how how to perform the

(R.G.P.V., June 2017)

Following here -

- 16 into 18 + (-16).

ment

$$\begin{array}{r}
 0 \ 0 \ 0 \ 1 \ 0 \ 0 \ 1 \ 0 \rightarrow 18 \\
 + \ 1 \ 1 \ 1 \ 1 \ 0 \ 0 \ 0 \ 0 \rightarrow \text{2's Complement of 16} \\
 \hline
 \text{Discarded Bits} \rightarrow \textcircled{1} \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 \\
 = 2
 \end{array}$$

Ans.



Q.24. What is the parity-bit and why we use it ? (R.G.P.V., Dec. 2015)


**Q.24.** What is the parity bit and why do we use it?

**Ans.** An additional bit called a parity bit is added to each data word. The additional bit is so chosen that the weight of the code word so formed is either even (even parity) or odd (odd parity). When a single error or an odd number of errors occur, the parity of the code word changes.

and violation of the  
de word.

o we do normalization

said to be normalized.  
normalized numbers because  
are many unnormalized



ific computations because  
computations. Although,  
s are more difficult than  
their execution takes longer

oint arithmetic ? Explain.

point numbers are more  
eier execution takes longer

and requires more complex hardware. In addition or subtraction, it is necessary to ensure that both operands have the same exponent value. Thus, an alignment of the radix points is required before adding or subtracting the mantissas. Table 2.8 summarizes the basic operations for floating-point arithmetic.

(b) Examples

**Fig. 2.21 32-bit Floating-point Format**

with shorter word length

Computers with shorter word length use two or more words to represent a floating-point number.

Table 2.8 Floating-point Arithmetic Operations

Floating-point Numbers	Arithmetic Operations
$X = X_s \times B^{X_E}$	$X + Y = (X_s \times B^{X_E - Y_E} + Y_s) \times B^{Y_E}$
$Y = Y_s \times B^{Y_E}$	

Examples –

$X = 0.$

$Y = 0.$

$X + Y = (0$

$X - Y = (0$

$X \times Y = (0$

$X \div Y = (0$

Considering the sum of

In above example, it is in mantissas can be added. We left or shift the second number stored in registers, shifting to the right causes a loss of an error while the second method is preferable. Multiple

Problems arise as the

(i) **Significant Underflow** – Digits flow off the right end of the mantissa and are lost. This is required.

(ii) **Significant Overflow** – If the same sign may result in a carry fixed by realignment.

(iii) **Exponent Overflow** – A positive exponent exceeds the maximum possible exponent value. In some system, this may be designated as  $+\infty$  or  $-\infty$ .

(iv) **Exponent Underflow** – A negative exponent means it is less than the minimum possible exponent value. This means that the number is too small to be represented and it may be reported as 0.

Q.27. Explain in short with the help of flowchart, how the addition and subtraction is carried out of floating-point numbers. (R.G.P.V., June 2004)

Or  
Draw and explain flowchart for addition and subtraction of floating-point numbers. (R.G.P.V., June 2005, 2012)

addition and subtraction – align the mantissas and normalize the result.

addition or subtraction registers that will be used for a sign change, so if it is a subtract reported as result.




Fig. 2.22 Addition and Subtraction of Floating-point Numbers




Next phase is to manipulate the numbers so that the two exponents are equal. Alignment may be achieved by shifting either the smaller number to the right or shifting the larger number to the left. Because either operation results in the loss of digits, it is the smaller number that is shifted; any digits that are lost are therefore of relatively small significance. Alignment is achieved by shifting the magnitude part of the exponent until the two exponents are equal. If the exponent is zero for the significand, then the significand is shifted one digit to the right.

Next the two significands are multiplied. If signs differ, the result is negative. If the result is in overflow by 1 digit, the exponent is incremented. The result could be reported and the operation is complete. Normalization consists of shifting the result until the first digit is 1, a decrement of exponent and the result may be rounded off.


**Q.28. Explain the multiplication of floating-point numbers with their results.**

**Ans.** Multiplication and division are simpler than addition and subtraction.

**Floating-point Multiplication:** The algorithm for floating-point multiplication is shown in Fig. 2.23.



**Fig. 2.23 Floating-point Multiplication ( $Z \leftarrow X \times Y$ )**




The multiplication algorithm can be subdivided into four parts –

- (i) Check for zeros
- (ii) Add the exponents
- (iii) Multiply the mantissas
- (iv) Normalize the product.

If either operand is 0, 0 is reported as the result. The next step is to form the exponent sum. If the sum is in overflow or underflow, the exponent must be subtracted from the product.

If the result is in overflow or underflow, the next step is to form the sign magnitude of the multiplier and the product is calculated.

The division is depicted in Fig. 2.24.



**Fig. 2.24 Floating-point Division ( $Z \leftarrow X/Y$ )**

The algorithm is subdivided into five parts –

- (i) Check for zeros.
- (ii) Initialize registers and evaluate the sign.
- (iii) Align the dividend.
- (iv) Subtract the exponents.
- (v) Divide the mantissas.

Again, the first step is testing for 0. If the divisor is zero, an error report is issued, or the result is set to infinity. A dividend of 0, results in 0. In the second step, the divisor exponent is subtracted from the dividend exponent. This removes the bias which must be added back in. After that tests are made for exponent underflow or overflow. The magnitudes of the mantissas are divided as in fixed-point case.

**Q.29. How is multiplication explained using flow chart.**

**Ans.** Refer to Q.28.

**NUMER**

**Prob.12. Represent the number with 24 bits. The normalized exponent has 8 bits.**

**Sol.** The binary equivalent of

2	46	0
2	23	1
2	11	1
2	5	1
2	2	0
2	1	1
		x

$$46 = 1011$$

$$.5 \times 2 = 1$$

i.e.,

$$(46.5)_{10} = (1011.1)$$

The normalized fractions mantissa has 16 bits, then floating-point binary number is

Sign  
↓  
01011101001  
16-bit mantissa

### HARDWIRED, MICROPROGRAMMED CONTROL UNIT, CONTROL MEMORY, MICROPROGRAM SEQUENCE

**Q.30. What is meant by hardwired control? (R.G.P.V., Dec. 2011)**

**Ans.** When the control signals are generated by hardware using conventional logic design techniques, the control unit is said to be **hardwired**.

**Q.31. Explain the hardwired control unit in detail. (R.G.P.V., Dec. 2011)**

Or

**Write short note on hardwired control unit. (R.G.P.V., Dec. 2005, 2012)**

Or

**Explain the hardwired control unit. (R.G.P.V., Dec. 2015)**

control unit.

(R.G.P.V., Dec. 2017)

by hardware using said to be **hardwired**.

Fig. 2.25. This control unit receives a clock signal, CLK, and is controlled by the following

status flags.

By giving the state of various status flags, it is controlled to it.

is  
is  
tion  
es

tion

of the control unit, we

will start by giving a simplified view of the hardware involved. The decoder-encoder block in fig. 2.25 is a combinational circuit which produces the required control outputs, depending on the state of all its inputs. By separating the decoding and encoding functions, we obtain the more detailed block diagram in fig. 2.26.






Fig. 2.26 Separation of

The step decoder provides the control sequence. Like the instruction decoder has a machine instruction. It means that when a machine instruction is loaded in the IR, one of the  $INS_m$  is set to 1, and all other


All input signals to the encoder in Fig. 2.26 should be combined to generate control signals  $Y_{in}$ ,  $PC_{out}$ . A structure of the encoder is shown in Fig. 2.27, that is its function –

$$Z_{in} = T_1 + T_6 \cdot ADD + T_7 \cdot$$

It means that the control signal  $Z_{in}$  is turned on during time slot  $T_1$  of the first instruction, and so on. This produces the control sequences. The term  $T_1$  is common to all instructions, because the fetch phase takes place during the fetch phase. Likewise, the End control signal, Fig. 2.28, is generated from the logic function –

$$End = T_7 \cdot ADD + T_6 \cdot BR + (T_6 \cdot N + T_4 \cdot \bar{N}) \cdot BRN + \dots$$

Fig. 2.28 shows how the End signal can be used to start a new instruction fetch cycle by resetting the control step counter to its starting value.



## Signal

Control unit with  
R.G.P.V., Dec. 2008)

plain the working of  
R.G.P.V., June 2009)

e organization of a  
(R.G.P.V., Dec. 2011)

ol unit block diagram.  
(R.G.P.V., Dec. 2012)

ammed control unit is

— Reset

ram

r

|

Control Memory  
Data Buffer  
(CMBB)

als

Fig. 2.27 Block Diagram of microprogrammed Control Unit

A summary of the use of various components included in this organization is given below –

(i) **Control Memory Buffer Register (CMBR)** – Control memory buffer register functions the same as the memory buffer register of the main

memory. Basically, it is a latch, and serves as a buffer for the microinstruction retrieved from the control memory. Typically, each microinstruction will have three distinct fields.

Condition Select	Branch Address	Control Function Field
------------------	----------------	------------------------

The *condition select field* case the selected condition is the output of the multiplexer microprogram counter (MPC), with the address specified in it. If the selected external condition point to the next microinstruction conditional branching. The control holds the control information in

(ii) *Microprogram* (MPC) holds the address of the microprogram to be executed. It is loaded from an external microprogram to be executed. It is incremented after each instruction to the control memory buffer encountered, then the microprogram contents of the branch address control memory buffer register

(iii) *External Condition* the external conditions according to the microinstruction. So, the encoded form. Any encoding small control memory; thus,

**Q.33. What do you understand by the block diagram of microprogram control unit?**

**Ans.** Refer to Q.38 and (

**Q.34. Discuss in brief microprogram control unit and hardwired control unit.**

(R.G.P.V., June 2005,

Or

**Explain hardwired, microprogrammed control unit.**

**Ans.** Refer to Q.32 and Q.31.

**Q.35. Explain various branching techniques used in microprogrammed control unit.**

(R.G.P.V., June 2007)

**Ans.** A variety of approaches have been taken for dealing with conditional

offers a penalty for a branch instruction to fetch the next instruction. This approach is to replicate the branch instruction, with this approach – attention delays for access

enter the pipeline before the branch instruction needs an additional

conditional branch is in addition to the instruction the branch instruction is already been prefetched.

very-high-speed memory and containing the branch is to be taken, the branch is in the buffer. If so, the

as can be used to predict the branch. The following –

depend on the execution of the branch instruction. The latter two approaches depend on the execution history.

These either always assume

that the branch will not be taken and continue to fetch instructions in sequence, or they always assume that the branch will be taken and always fetch from the branch target.

The final static approach makes the decision based on the opcode of the branch instruction. The processor assumes that the branch will be taken for certain branch opcodes and not for others.



Dynamic branch strategies attempt to improve the accuracy of prediction by recording the history of conditional branch instructions in a program. For example, one or more bits can be associated with each conditional branch instruction that reflect the recent history of the instruction. These bits are referred to as a taken/not taken switch that directs the processor to a particular decision the next time.

(v) **Delayed Branch**  
by automatically rearranging instructions so that instructions that occur later than a branch instruction are executed first.

**Q.36. Explain the difference between hardwired and microprogrammed control. Is it possible to have a control memory? Write short notes.**  
(R.G)

**Differentiate between hardwired and microprogrammed control unit.**

**Compare hardwired and microprogrammed control units. Write short notes.**

**Hardwired control unit is better than microprogrammed control unit. Justify this statement.**

**Differentiate hardwired and microprogrammed control units. Write short notes.**

**Ans. Difference between hardwired and microprogrammed control –** There are two major differences between hardwired and microprogrammed control.

(i) **Hardwired control**

Hardwired control unit is based on the use of combinational circuitry. It is more advantageous as compared to microprogrammed organization, the control logic is more complex and other digital circuits. It helps to produce a fast mode of operation.

Mostly computer based on reduced instruction set computer (RISC) architecture concept use hardwired control, as the name implies, requires changes in the wiring among the various components, if the design has to be modified or changed.

In the microprogrammed organization, the control information is stored in a control memory. The control memory is programmed to initiate the required sequence of microoperation. The main advantage of microprogrammed control is the fact that once the hardwired configuration is established, there should be no need for further hardware or wiring changes.

**Is it Possible to have a Hardwired Control Associated with a Control Memory?**  
Hardwired control, by definition, does not contain a control memory.

**Microprogrammed Control –**  
Microprogramming is a technique of implementing the control unit. It is a complex logic for implementing the instruction cycle. It is a microprogrammed control unit.

**Hardwired Control –**  
Hardwired control is a technique for implementing the instruction cycle. It is a microprogrammed control unit.

**Microprogrammed Control –**  
Microprogrammed unit that is based on microprogramming technology. It is a technique for implementing the instruction cycle. It is a microprogrammed control unit.

**Hardwired Control –**  
Hardwired control is a technique for implementing the instruction cycle. It is a microprogrammed control unit.

**Microprogrammed Control –**  
Microprogrammed unit that is based on microprogramming technology. It is a technique for implementing the instruction cycle. It is a microprogrammed control unit.

**(R.G.P.V., Dec. 2010)**

The control unit is used to generate control signals to the selected data items to the selected data items. The ability of a control unit is to generate a set of signals that are synchronized with the instruction cycle. The synchronization establishes the timing of the instruction cycle.

36.

**Microprogrammed control unit?**

**(R.G.P.V., Dec. 2014)**

**Ans.** Microprogramming is a method of control unit design in which the control signal selection and sequencing information is stored in a ROM or RAM called a control memory. The control signals to be activated at any time are specified by a microinstruction, that is fetched from control memory in much the same way an instruction is fetched from main memory. In addition, the control signals are used to generate the control signals for the instruction cycle.


each microinstruction explicitly or implicitly specifies the next microinstruction to be used, thereby providing the necessary information for microoperation sequencing. A set of related microinstructions forms a microprogram. Microprograms can be altered relatively easily by altering the contents of control memory; thus microprogramming yields control units which are more flexible than their hardwired counterparts.

Hardware cost owing to the use of microprogramming is also a performance penalty. Microinstructions from control memory to the use of microprogramming where chip area and circuit delay continues to be used in such applications.

A control unit whose function is called a microprogrammed control.

**Q.39. Draw the functional block diagram of a microprogrammed control.**

**Ans.** Fig. 2.30 shows the functional block diagram of a microprogrammed control. It consists of two decoders – a 3 × 8 decoder and a 4 × 16 decoder. An instruction read from the instruction register (IR). The instruction register contains the I bit, the operation code (O), and the next microinstruction address (N).



**Fig. 2.30 Functional Block Diagram of Control Unit**

decoder are represented by the symbols  $D_0$  through  $D_7$ . The subscripted decimal number is equivalent to the binary value of the corresponding operation code. Bit 15 of the instruction is shifted to a flip-flop denoted by the symbol I. Bits 0 through 11 are applied to the control logic gates. The 4-bit sequence counter outputs are binary from 0 through 15. The outputs of the counter are

or cleared synchronously. The sequence of timing for the counter is cleared to 0.

**V., Dec. 2012, May 2018)**

**18, Dec. 2008, June 2011)**

is referred to as a **control word** of the complete operation. It specifies the operations to be performed in these cycles.

**(R.G.P.V., Dec. 2007)**

sent microinstruction while in memory. The data register is

ster. **(R.G.P.V., June 2011)** specifies the address of the next microinstruction read from control word that specifies one

**c. 2008, 2009, June 2012)**

**V., Dec. 2007, June 2011)** within it a **microinstruction**. It specifies the operations for the system.

**Q.44. Describe a typical microinstruction format. What are the considerations in the design of a microinstruction format ?** **(R.G.P.V., June 2002)**

**Or**

**Write short note on microinstruction format.**

**(R.G.P.V., Dec. 2006, June 2008)**




Or

What is microinstruction format? Explain different fields of microinstruction.  
(R.G.P.V., June 2004)

Or

Explain in detail various fields of microinstruction format diagram.

Ans. Fig. 2.31 shows the microinstruction format. The 20 bits of the microinstruction are divided into three parts – the three fields F1, F2, and F3. The CD field chooses the type of branch to be used. The address field is seven bits long.  $128 = 2^7$  words.



F1, F2, F3 : Microoperation fields  
CD : Condition for Branching  
BR : Branch Field  
AD : Address Field

Fig. 2.31 Microinstruction format

Microoperations are subdivided into three parts. Each field, encoded three bits apart, is listed in table 2.9. This microinstruction only three microoperations. If less than three microoperations, the binary code 000 for no operation is used.

Each microoperation is designated by a letter. The letters designate the source register, the destination register, and the transfer type microoperations.

The CD field consists of two bits. The conditions which are listed in table 2.9 are used in conjunction with the BR field, it provides an unconditional branch. The BR field consists of two bits. It is used in conjunction with the address field AD to choose the address of the next microinstruction as shown in table 2.9.

Table 2.9 Binary Code and Symbols for Microinstruction Fields

F1	Microoperation	Symbol
000	None	NOP

F1	Microoperation	Symbol
000	None	NOP
001	AC + DR	ADD
010	CLRAC	CLRAC
011	AC + 1	INCAC
100	DR	DRTAC
101	DR(0-10)	DRTAR
110	PC	PCTAR
111	{ } ← DR	WRITE

Symbol	Comments
U	Unconditional branch
I	Indirect address bit
S	Sign bit of AC
Z	Zero value in AC

n = 0  
- 1 if condition = 1  
n = 0  
subroutine)  
, CAR(0,1,6) ← 0

Q.45. Define microprogram.

(R.G.P.V., June 2004, Dec. 2008, 2009, June 2012, 2016)

Or

Explain the term microprogram. (R.G.P.V., Dec. 2007, June 2011)

Ans. A sequence of microinstructions constitutes a *microprogram*.

(R.G.P.V., June 2004, Dec. 2008, 2009, June 2010)

Draw and explain the microprogrammed control unit with next address generation. (R.G.P.V., June 2013)

On

*... a brief note on microprogram sequencer. (R.G.P.V., June 2014)*

selection part of the program sequencer is microinstruction may be decoder decides the specific register. The selection of formation bits that the

[illegible]

### icer for a Control Memory

rogram sequencer. The  
w the interaction between  
s circuit, two multiplexers  
from one of four sources

(CAR). The second multiplexer output of the test is applied to an address register (CAR) provides output of control address register to the multiplexer inputs and the

**Or**

(R.G.P.V., June 2000)

(R.G.P.V., June 2009, Dec. 2010, 2011)

**Or**

Or  
With a neat block diagram, explain the working principle of micro program sequencer.



subroutine register (SBR). Other three inputs to multiplexer number 1 are from the address field of the present microinstruction, from the output of the subroutine register (SBR), and from an external source which may be the instruction. The diagram shows a single subroutine register, but a particular sequencer will have a register stack about four to eight levels deep. In this manner, a number of subroutines can be called sequentially. The stack is managed with a stack pointer, a push and pop operation, and an address during the call and return.

The condition (CD) field bits in the second multiplexer variable is equal to 1; otherwise, the input is taken from two bits from the branch (BR) field of the particular sequencer, the input is taken from the output of the stack. The input is available in the unit. The branch or jump, call and return, push or pop the stack, and other operations can provide up to eight addresses.

In the input logic circuit, the condition (CD) and three outputs  $S_0$ ,  $S_1$  and  $S_2$  are used as addresses for control address in the subroutine register (SBR). The condition (CD) decides the path in the multiplexer.

Table 2.10 Input Logic

<i>BR</i>		<i>I</i>
<i>Field</i>		<i>I<sub>I</sub></i>
0	0	0
0	0	0
0	1	0
0	1	0
1	0	1
1	1	1

Table 2.10 shows the truth table for the input logic circuit. Inputs  $I_0$  and  $I_1$  are similar to the bit values in the BR field. Bit values for  $S_1$  and  $S_0$  are determined from the stated function and the path in the multiplexer which establishes the needed transfer. During a call microinstruction (BR = 01), the subroutine register (SBR) is loaded with the incremented value of the control address register, provided that the status bit condition is fulfilled ( $T = 1$ ).

With the help of truth table, the simplified Boolean functions for the input logic circuit can be obtained as –

$$S_1 = I_1$$

$$S_0 = I_1 I_0 + I_1 T$$

gates, an OR gate, and

and explain how a (R.G.P.V., June 2010)

organization. Give their June 2013, Dec. 2014)

cal organizations are as

#### cal Organization

al organization, there is a different encoding of the information.

lower operating speed is considered to be useful.

limited ability to express microoperations.

s of vertical organization

s of horizontal and vertical

(i) When operating speed of computer is an important factor and where the parallel usage of a number of resources is permitted by the machine structure, the horizontal organization approach is preferable.

(ii) The vertical organization approach is suitable when operating speed of computer is slower and less bits are needed in the microinstruction.

(iii) The considerable factor is vertical approach is the requirement for the parallel hardware needed to handle the execution of instruction.

### NUMERICAL PROBLEMS

*Prob.13. Show how a 9. can be divided into subfield microoperations can be speci*

*Sol. Since a field of 5 bits a field of 4 bits can specify 15 specify 46 microoperations.*

One microinstruction can


UNIT

ORGANIZATION,  
IOTATION,  
TWO, THREE-

bulk of data processing  
(. It is responsible for  
r system. It is referred  
all major calculations

*ut/output devices.*

put/output devices is  
tem, data is transferred  
processor to an output  
device controller, which  
ices. Actually, the CPU  
g the I/O operations.



**Fig. 3.1 CPU to I/O Devices Communication**

In the computer system, the interface unit works as an intermediary between the processor and the device controllers of various peripheral devices. The interface unit accepts the control commands from the processor and



interprets the commands so that they can be easily understood by the device controllers for performing the required operations. Hence, the interface unit is responsible for controlling the input and output operations. The process of I/O devices communication involves two important operations – I/O read and I/O write.

The I/O operation helps the device controller. The sequence of steps done due to the CPU are as follows –

(i) The input device sends data to the data bus which transfers it to the data register.

(ii) The input device sends a control signal to the control bus to the data register, showing that data is available.

(iii) After accepting the data, the data register issues a data accepted signal to the input device. The input device disables the data bus.

(iv) The flag bit of the data register holds the data.

(v) Now, the CPU is connected to the interface unit.

(vi) The data register sends data to the CPU. When the data is received, the CPU sends a signal to the input device, showing that data is available.

The I/O write operation helps the output device. The sequence of steps done due to the output device are as follows

(i) The CPU keeps the data on the data bus connected to the data register.

(ii) The CPU also keeps the address on the address bus.

(iii) The CPU then issues a control signal to the data register. The data register sets the status register to 1.

(iv) Now, the data register sends data to the CPU, showing that the data has been received.

(v) Then, the interface unit keeps the data on the data bus connected to the device controller of the output device.

(vi) The output device receives the data and sends an acknowledgment signal to the CPU through the interface unit, showing that the desired data has been received.

### Q.3. Explain stack organization in detail.

Ans. A storage device that stores information in a manner that the item stored last is the first item is known as **stack**. Stack is the useful feature of memory. Stack is essentially a memory unit with an address register which holds the address of the top item in the stack. The top item may be taken out or added to the stack, making it available for writing or deleting.

The operation of a stack. The operation of adding an item to the stack is called push. The operation of removing an item from the stack is called pop. The result of removing an item from the stack is called pop. The operation of adding an item to the stack is called push. The operation of removing an item from the stack is called pop. The operation of adding an item to the stack is called push. The operation of removing an item from the stack is called pop.

The operation of adding an item to the stack is called push. The operation of removing an item from the stack is called pop. The operation of adding an item to the stack is called push. The operation of removing an item from the stack is called pop. The operation of adding an item to the stack is called push. The operation of removing an item from the stack is called pop.

A collection of a finite number of items stored in a portion of a memory is called a stack. The value of the stack pointer (SP) whose value is equal to the address of the top item in the stack. Three items are shown in the stack. Item C is on top of the stack. The operation of removing an item from the stack is called pop. The operation of adding an item to the stack is called push. The operation of removing an item from the stack is called pop. The operation of adding an item to the stack is called push. The operation of removing an item from the stack is called pop.

The operation of adding an item to the stack is called push. The operation of removing an item from the stack is called pop. The operation of adding an item to the stack is called push. The operation of removing an item from the stack is called pop. The operation of adding an item to the stack is called push. The operation of removing an item from the stack is called pop.

**memory system of a computer**  
(R.G.P.V., June 2017)

is done by assigning a

portion of memory to a stack operation and using a processor register as a stack pointer. A portion of computer memory partitioned into three segments: program, data and stack is shown in fig. 3.2. In the program, the program counter PC points at the address of the next instruction. The address register AR points at an array of data.




Fig. 3.2 Block Diagram of a 64

The three registers are connected to the stack. One can give an address for memory from the stack. From fig. 3.3 and the stack grows with decreasing address. If the stack is at address 4000, 1 is the last address which can be available for stack limit check.

#### Q.5. Discuss polish notation.

**Ans.** The method of writing their operands or after them is to write an expression –

(i) **Infix Notation.** Operands then the expression expression to add two numbers

$A + B$

(ii) **Prefix Notations** – When the operators are written before the operands, then the expression is called the prefix notation or prefix polish notation. For example, the expression to add two numbers A and B is written in prefix notation as –

$+AB$

(iii) **Postfix Notations** – When the operators are written after the operands, it is called postfix or suffix notations. It is also known as **reverse polish notation**. For example, the expression to add two numbers A and B is in postfix notation as –

late infix and postfix  
2.G.P.V., May 2018)  
to store register pair

operand are copied  
pointer register is  
ter (B, D, H, A) are  
cremented again and  
opied to that location.

Stack (i.e. SP) = 2000.

es in memory as shown

extract data from stack

ut by the stack pointer  
L, status flags) of the  
contents of that memory  
, A) of the operand. The

Example : POP B

Suppose B contains 00 and C contains 00 and stack pointer = 1998

00 00

The POP B instruction makes the following changes in register as shown and top of stack is incremented by 2.



i.e. new top of stack =  $SP + 2 = 1998 + 2 = 2000$

34 56

Memory Location	Data
2000	

Difference between In

Q.7. Explain how the ev  
a stack.

Write an algorithm to en  
structure.

Ans. Once the expression  
remember the precedence rule  
from left to right. We push th  
we come across an operator  
pushing back the result of the  
for use as an operand of the

Let us write an algorithm  
clear the stack

symb = next input charac  
while not end of input

```
{
  if symb is an operand
    push onto the stack
  else
```

```
{
  pop two operands fr
  Result = op1 symb
  push result onto the
}
```

symb = next input charac  
}

return(pop stack)

For example - Suppose, we have to evaluate the following postfix  
expression -

$98 + 382 / * 2 + -$

If we workout our algorithm with this input, we can show the contents of  
the stack, symb, op1, op2 and result after each iteration of the loop as in table 3.1.

Table 3.1

S No.	Symbol	op1	op2	Result	Stack
					9
					9, 8
					17
					17, 3
					17, 3, 8
					17, 3, 8, 2
					17, 3, 4
					17, 12
					17, 12, 2
					17, 14
					3

ize of stack keeps varying  
tack.

(R.G.P.V., June 2017)

wn in a rectangular box  
ar in memory words or in  
itioned into groups known  
ormats are -

ie operation to be performed.  
ory address or a processor

the operand or the effective

rts. (R.G.P.V., June 2014)

at instruct the computer to  
parts. The most basic part  
ation code of an instruction  
, subtract, and so on.

performed. This operation must be performed on some data stored in processor  
registers or in memory. Therefore, an instruction code must specify not only  
the operation but also the registers or the memory words where the operands  
are to be found, as well as the register or memory word where the result is to  
be stored.

**Q.10. What is an instruction ? What are the different parts of instruction ?**

**Ans.** An instruction manipulates the stored data and a sequence of instructions constitutes a program. In general, an instruction consists of two parts -

- (i) Opcode field (ii) Address field (s).

The opcode field specifies the operation to be performed. It may reside within a CPU register. The address field is to indicate the address of the data to be read from or stored into two or more than one address. For example,

**Add**

Opcode field


Assume that this computer has 16 registers. The first 8 of CPU registers  $R_0$  and  $R_7$  are used for general purpose and types of instructions support register reference, register to register, and register to memory and memory to register and depend primarily on the type of instruction.

**Q.11. Write down the instruction formats.**


**Draw the basic computer instruction format, and input-output type.**

**Write in brief different type of instructions.**


**Ans.** A basic computer has three types of instructions: register reference, register to register, and register to memory and memory to register, as shown in fig. 3.4.



(a) Memory Reference Instruction



(b) Register Reference Instruction



(c) Input-output Instruction

Fig. 3.4 Instruction Formats of Computer

Each format consists of 16 bits. The operation code (opcode) part of the instruction has three bits and the meaning of the remaining 13 bits is determined by the operation code encountered.

In a **memory-reference** instruction, 12 bits are used to specify an address. In a **register-reference** instruction, 12 bits are used to specify an address. In a **memory-reference** instruction, 12 bits are used to specify an address. In a **register-reference** instruction, 12 bits are used to specify an address. In a **memory-reference** instruction, 12 bits are used to specify an address.

The operation code 111 with a 1 in the leftmost bit of instruction specifies an operand from memory is not to be executed.

The operation code 111 with a 0 in the leftmost bit of instruction specifies an operand from memory is not to be executed.

table 3.2.

**Instructions**

**Description**

word to AC  
word to AC  
word to AC  
if AC in memory  
tionally  
ve return address  
skip if zero

C

AC and E  
AC and E

uction if AC positive  
uction if AC negative  
uction if AC zero  
uction if E is zero

HLT	F001	Halt computer
INP	F800	Input character to AC
OUT	F400	Output character from AC
SKI	F200	Skip on input flag
SKO	F100	Skip on output flag
ION	F080	Interrupt on
IOF	F040	Interrupt off




Q.12. What is instruction format? Explain various instruction formats. (R.G.P.V., June 2000)

Ans. Refer to Q.8 and Q.11.


Q.13. What is the difference between a direct and indirect address instruction? How many references are needed to bring an operand into the accumulator? Give an example of each type.

Ans. In some cases, the instruction code specifies an address, but the operand is not an address, but the instruction code specifies an **immediate operand**. If the instruction code specifies an address, then it is said that the instruction is a **direct address instruction**. The possibility called indirect address instruction specifies an address, but the operand is obtained. In the instruction, the difference between a direct and an indirect address instruction is that the instruction code specifies an address, but the operand is not an address, but the instruction code specifies an immediate operand.


To demonstrate this concept, the instruction format is depicted in fig. 3.5. This instruction has a 12-bit address, and an indirect address, mode bit is 0, and for a direct address instruction. It is



(a)



(b) Direct Address



(c) Indirect Address

Fig. 3.5 Demonstration of Direct and Indirect Address

zero, the instruction is identified as a direct address instruction. The opcode specifies an ADD instruction, and the address part is the binary equivalent of 457. Control finds the operand in memory at address 457 and adds it to the content of AC. In fig. 3.5 (c), since the mode bit (I) of the instruction in address 457 is 1, the instruction is identified as an indirect address instruction. The address part is the address 300 to find the operand. Then, the

of AC.

Accesses to memory to fetch the operand; the address needed to be the address of the operand. Then, the instruction of fig. 3.5 (b) is

to memory -

needs three references

Address (iii) Read operand.

the accumulator in the instruction format.

0H memory location whose

2500H memory, whose address is the content of the accumulator.

(iii)	LXI H, 2500H SUB A, M	Load H-L pair with 2500H Subtract the content of the memory, whose address is in H-L pair, to the content of the accumulator.
	HLT	Halt.

Q.14. Write and explain the execution of register-reference instructions.

Or

Explain the control functions and microoperations for the register-reference instructions.

Ans. Register-reference instructions are identified by the control function code  $D_7IT_3$ . In these instructions, the bits  $D_7$  and  $I$  are used to specify one of the 16 control functions (0-15). The control functions for the register-reference instructions are given in Table 3.3.

Table 3.3 Execution of Register-Reference Instructions

$D_7IT_3$	=	r (common to all instructions)
$IR(i)$	=	$B_i$ [bit in IR]
	r:	$SC \leftarrow 0$
CLA	$rB_{11}$ :	$AC \leftarrow 0$
CLE	$rB_{10}$ :	$E \leftarrow 0$
CMA	$rB_9$ :	$AC \leftarrow \overline{AC}$
CME	$rB_8$ :	$E \leftarrow \overline{E}$
CIR	$rB_7$ :	$AC \leftarrow shr$
CIL	$rB_6$ :	$AC \leftarrow shl$
INC	$rB_5$ :	$AC \leftarrow AC + 1$
SPA	$rB_4$ :	If $(AC(15) > 0)$
SNA	$rB_3$ :	If $(AC(15) < 0)$
SZA	$rB_2$ :	If $(AC = 0)$
SZE	$rB_1$ :	If $(E = 0)$
HLT	$rB_0$ :	$S \leftarrow 0$ (Stop)

These instructions are executed in the time variable  $T_3$ . Each control function is designated by the symbol  $r$  and the bits in IR (0-11). All control functions are assigned the symbol  $B_i$  to the instruction. When the instruction is completed at time  $T_3$ , the control returns to fetch the next instruction.

First seven register-reference instructions cause a circular shift, and increment or decrement. The next four instructions cause a control function if a stated condition is fulfilled. The HLT instruction increments PC once again.

As part of the control conditions, when the sign bit in AC (15) = 0, the AC is positive, and when AC (15) = 1, it is negative.

If all the flip-flops of the register are zero, the content of AC is zero (AC = 0). The HLT instruction clears a start-stop flip-flop S and stops the sequence counter from counting. The start-stop flip-flop must be set manually to restore the operation of the computer.

Q.15. Explain input-output instructions.

(R.G.P.V., Dec. 2011)

Ans. Input and output instructions are required for transferring information to and from AC register, for checking the flag bits, and for controlling the interrupt facility. Input-output instructions contain an operation code 111 and are identified by the control function code  $D_7IT_3$ . Remaining bits of the control function code are given in Table 3.4.

Control functions

Instructions

Instruction]

Clear SC

Input character

Output character

) Skip on input flag

) Skip on output flag

Interrupt enable on

Interrupt enable off

Position associated with timing variable  $T_3$  (designated by the bits in IR (6-11). By the control function code  $pB_i$  for counter SC is cleared.

Three-address instructions?

(R.G.P.V., May 2018)

Stack organized computer and POP instructions require communication with the stack. The name zero address is as -

ADD

$ToS \leftarrow (P + Q)$

MUL

$ToS \leftarrow (X + Y) * (P + Q)$

POP

A  $M[A] \leftarrow ToS$

It is required to convert the expression into reverse polish notation to evaluate arithmetic expressions in a stack computer. The name zero address is



given to this type of computer because of the absence of an address field in the computational instructions.

One address instructions use an implied accumulator register for all manipulation. There is a need for a second register for multiplication and division. However, here we will neglect the second register and assume the accumulator contains the result of all operations. The program for  $(X + Y) * (P + Q)$  will be written

LOAD	X
ADD	Y
STORE	T
LOAD	P
ADD	Q
MUL	T
STORE	A

T is the temporary memory location for the result.

In commercial computers the program for  $A = (X + Y)$

MOV	R1, X
ADD	R1, Y
MOV	R2, P
ADD	R2, Q
MUL	R1, R2
MOV	A, R1

Here, the first symbol is the source and the destination register. Computers with three-address instructions use a three-address field to specify either a process or a memory location. The program for  $A = (X + Y) * (P + Q)$  will be

ADD	R1, X, Y
ADD	R2, P, Q
MUL	A, R1, R2

The advantage of the three-address instructions is that the programs when evaluating arithmetic operations are simpler than the binary coded instructions.

**Q.17. Discuss the following with examples –**

- Zero-address instructions
- One-address instructions
- Two-address instructions.

**Ans.** Refer to Q.16.

(R.G.P.V., Dec. 2014)

## NUMERICAL PROBLEMS

**Prob.1. If an instruction code has 4 bit opcode and 12 bit address field then how many operations this code can perform ?**


**Ans.** 16

(R.G.P.V., June 2014)

96

**Prob.2. A computer with a capacity of 16 K words. Its instruction code format consists of 4 bits for the opcode and 12 bits for the address part (not coded in one memory word in control unit). Formulate the instruction format for this computer.**

**Ans.** (R.G.P.V., Dec. 2007)



**Instructions –**

1. The instruction is fetched from memory to IR and then

2.

3.

**Prob.3. The memory unit of a computer has 256 K words of 32 bit each. The computer has an instruction format with 4 fields. An operation field a mode field to specify one of seven addressing modes, a register address field to specify one of 60 processor registers and a memory address. Specify the instruction format and the number of bits in each field if the instruction is in one memory word.**

**Ans.** (R.G.P.V., June 2015)

**Sol.** The instruction is of 32 bits long, in which the address bits are which are determined as

$$256 \text{ K} = 2^8 \times 2^{10} = 2^{18} \text{ bytes}$$

Therefore,

Address bits = 18

To specify one of seven

$$7 \leq$$

To specify one of 60 pr

Register bits are required

$$60 \leq$$


Opcode bits = Total bits

$$= 32$$

$$= 32$$

$$= 5$$

The instruction format is



**Prob.4.** A computer use each. A binary instruction code has four parts – an indirect address to specify one of 64 registers

(i) How many bits code part and the address part

(ii) Draw the instruction bits in each part.

(iii) How many bits memory ?

**Sol.** (i) The instruction is 18, which are determined as –

$$256 \text{ K} = 2^8 \times 2^{10} = 2^{18} \text{ bytes}$$

Therefore,


Address bits = 18 bits

Register code = 6 bits

Indirect bit = 1/25 bits

$$32 - 25 = 7 \text{ bits for opcode.}$$

(ii) The instruction format is given below –



Arithmetic statement –

2)

(R.G.P.V., Dec. 2010)

Arithmetic statement by using

$A[y]$

$A[z]$

$A[n]$

$A[o]$

$R2$

$M[S]$

$M[Q]$

Arithmetic statement by using

SUB	y	$AC \leftarrow AC - M[y]$
ADD	z	$AC \leftarrow AC + M[z]$
STORE	T	$M[T] \leftarrow AC$
LOAD	m	$AC \leftarrow M[m]$
MUL	n	$AC \leftarrow AC * M[n]$



**Q.21. Write comparison between RISC and CISC.**

(R.G.P.V., June 2009)

Ans.

S.No.	RISC	CISC
(i)	In RISC, the clock is 50-150 MHz in 1993.	In CISC, the clock is 5-10 MHz in 1993.
(ii)	Simple instructions cycle.	Complex instructions cycle.
(iii)	Average CPI is less	Average CPI is more
(iv)	Few instructions may	Many instructions may
(v)	Instructions are executed in parallel.	Instructions are executed sequentially.

**Q.22. Compare RISC and CISC.**

Ans. Refer to Q.20 and Q.21.

**Q.23. Write short note on RISC.**

Ans. The addressing mode is selected during program execution. The instruction is interpreted or modifying the instruction is actually referenced. Addressing mode is used for the purpose of accommodating the instruction.

(i) To provide program facilities as pointers to memory and program relocation.

(ii) To decrease the instruction size.

**Q.24. Define implicit addressing mode.**

Ans. Register Addressing mode. Operands are in the general purpose registers in addition to the instruction.

MOV A, B

78

In this example, the opcode for MOV A, B is 78 H. Besides the operation to be performed the opcode also specifies the registers which contain the data. The opcode 78 H can be written in binary form as 01111000. The first two bits i.e., 01 are for MOV operation, the next three bits 111 are the binary code for register A, and the last three bits 000 are the binary code for register B.

**Implicit Mode Addressing** – There are certain instructions which operate on the content of the accumulator. Such instructions do not require the address of the operand. Examples are – CMA, RAL, RAR etc.

**Q.25. What must the address field of an indexed addressing mode instruction be?**

(R.G.P.V., Dec. 2006)

The address field of the instruction is stored in memory. Control is passed part to access memory.

The address field of the instruction is stored in memory. The effective address is in memory.

Instruction + Content of register

Register register is added to the address. The index register is used.

The address field is removed from the instruction. The register indirect mode is used in an index addressing mode instruction.

Addresses supported by 8085 are 16 bits.

The address is calculated in different ways.

Addressing modes of a basic instruction.

Help of example.

Instructions with an example.

Or

Briefly explain all the addressing modes of computer instruction.

(R.G.P.V., June 2014)

Or

What are different addressing modes? Explain each of them.

(R.G.P.V., June 2017)

**Ans.** The addressing mode of the instruction determines the way operands are selected during program execution. The addressing mode specifies a rule for interpreting or modifying the address field of the instruction before the operand is actually referenced. Addressing mode techniques are used in computers for the purpose of accommodating one or both of the following provisions –

- (i) To provide provisions such as pointers to data, and program relocation
- (ii) To decrease the length of the instruction.

#### Types of Addressing Modes

(i) **Inherent or Immediate Addressing** – The operand address and the operation are specified in the instruction.

**Example** – All the 8-bit instructions consist of only one byte with the format of fig. 3.7 (a)

MPU	Mnemonic
8085	CMA
6800	ABA

(ii) **Immediate Addressing** – The operand is contained as a part of the instruction immediately following the opcode. Addressing is fast in processing as the address followed by the operand is specified in the instruction.

**Example** – Almost all 8-bit microprocessors use this mode.

MPU	Mnemonic
8085	ADI d
Z80	LD A, d

(iii) **Absolute Addressing** – The most natural way of specifying the memory address is to include it as a part of the instruction using the absolute (or extended or direct, as it is sometimes called) mode of addressing. A typical instruction format along with the addressing mechanism is depicted in fig. 3.7 (c).

**Example** – Because of its simplicity and flexibility this addressing mode is provided by all MPUs.

MPU	Mnemonic	Hex Code	Operation
8085	LDA addr	3A 33 01	(A) ← (1033) (A) ← (1033)

Address specified as a part of the instruction to obtain the operand. This mode is slow in operation but it is useful for absolute address. The instruction format is as follows:


This mode is used in most of the 8-bit MPUs.

Operation
(A) ← (2000)

In this mode, the address of the operand is specified in the instruction. These registers are used to the registers defining the address. These registers can be used temporarily for instructions using register addressing. The address of the register is much smaller than the address of the operand.

This mode is used for extensive use of register addressing. Registers are provided as a part of the instruction.

Operation
(R1) + (R2)
(R1) ← (R1) + (R2)



(a)

(b)

(c)






Fig. 3.7 (a) Inherent Addressing, (b) Immediate Addressing, (c) Absolute Addressing, (d) Indirect Addressing, (e) Register Addressing, (f) Register Indirect Addressing, (g) Paged Addressing, (h) Indexed Addressing, (i) Based Addressing, (j) Relative Addressing

(vi) **Register-indirect Addressing** – Conceptually same as indirect addressing, a register is used to contain the address of an operand. The register has to be loaded by the operand address before register-indirect addressing can be used. For 8-bit MPUs, the size of the address is double of the word. As a result, a register-pair is required to hold an address as depicted in

Operation
$(A) \leftarrow (A) + ((CH)(L))$
$(reg) \leftarrow ((H)(L))$
sss specifies register

The memory space is logically divided into pages. Usually, the page size is 256 bytes. A register is used to hold the page number. The offset provides the logical address of the page. The effective address is the sum of the page-register contents and the order part of the address as

Operation
$(A) \leftarrow (A) + (0033)$
$(A) \leftarrow (A) + (00F9)$

In the code, a fixed base address is provided. Then, an offset from the base address is known as index register. The effective address is the sum of the contents of the

	Operation
6809 LDA 174F, A	$(A) \leftarrow ((X) + 174F)$
6809 LDA 23, X	$(A) \leftarrow ((X) + 23)$

(ix) **Based Addressing** – Another addressing scheme which uses a register to generate effective address is known as based addressing. The address generation process is exactly the same as in the case of indexed addressing; the contents of a register called based register is added with the offset provided

as a part of the instruction to obtain the effective address as depicted fig. 3.7 (i).

**Example -**

MPU	Mnemonic	Hex Code	Operation
Z80	LD A, (		
6800	ADD A\$15		

(x) **Based-Indexed**  
high flexibility by using two  
generating the effective add  
index register are added to  
indexed addressing permits  
and an offset to an item of a

**Example -**

MPU	Mnemonic
6809	LDA B,

(xi) **Indexed Indirect**  
address generated by indexed  
There are two possibilities as

(a) **Pre-indexed**  
the base address to form an inc  
is the effective address.

(b) **Post-indexed**  
used as an indirect address; th  
address to get the effective ad

**Example -**

MPU	Mnemonic	Hex Code	Operation
6502	LDA (\$04,		
6809	LDA 23, x	A6 98 23	$(A) \leftarrow ((x) + 23)$

(xii) **Relative Addressing** - In this mode of addressing, the effective address is generated by adding the current value of the program counter with a fixed signed displacement available as a part of the instruction as depicted in fig. 3.7 (j).

**Example -**

MPU	Mnemonic	Hex Code	Operation
Z80	JP Z, 02	28 08	If Z = 0 continue, if Z = 1 $(PC) \leftarrow (PC) + 08$ Z = 0 continue, Z = 1 $(PC) \leftarrow (PC) + 08$

inter register is used to specify  
Instruction length is shortest,  
ster or a memory location is  
is automatically incremented  
ig stack addressing. In PUSH  
can be stored into a memory  
ented by one or two. Likewise,  
location pointed by the (SP)  
the SP is incremented by one

Operation
$(P) - 1 \leftarrow (rh),$
$(P) - 2 \leftarrow (rl),$
$P \leftarrow (SP) - 2$
$(P) \leftarrow (A),$
$P \leftarrow (SP) - 1$

a transfer.

(R.G.P.V., June 2015)

transfer? Explain each mode in  
(R.G.P.V., Dec. 2013)

transfer -

driven (iii) Direct memory access.  
(R.G.P.V., June 2011)

Or

Write three modes of data transfer and explain any one of them.  
(R.G.P.V., June 2014)

Or

Explain the different modes of data transfer between the central  
computer and I/O devices.  
(R.G.P.V., Dec. 2015)



Or

*Explain the three ways of data transfer to and from peripherals.*  
(R.G.P.V., May 2006)

*Ans.* There are three modes of transferring data between the computer and I/O device –

- (i) Programmed I/O
- (ii) Interrupt initiated I/O
- (iii) Direct memory access (DMA)

**Programmed I/O operation:** In this mode, the CPU controls the data transfer between the computer and I/O device. Each data transfer is initiated by a program. Generally, the transfer is initiated by the CPU. Also other instructions are needed to transfer data between the CPU and I/O device. Transferring data out of the peripheral by the CPU requires the CPU to monitor the I/O device.

In programmed I/O method, the I/O unit indicates that it is ready because it keeps the processor waiting until the device is ready for data transfer. After detecting the device is ready, the processor branches to the task it is processing and then comes back to the task.

In programmed I/O, transfer of data is made through the DMA (direct memory access) unit. The DMA unit supplies the interface with the I/O device. When data is required to be transferred and transfer is made, DMA request is made.

If request is granted by the CPU, the data is transferred directly into memory. The CPU permits the direct memory I/O transfer. In this method, I/O memory access to memory.

**Q.28. What do you mean by DMA?**

*Ans.* Refer to Q.27.

**Q.29. Explain in short programmed I/O and interrupt initiated I/O.**  
(R.G.P.V., June 2005)

Or


*Write short notes on memory mapped I/O and I/O mapped I/O.*  
(R.G.P.V., Dec. 2006, 2009)

**Ans. Programmed I/O –** Programmed I/O is used in every computer for controlling I/O operations. Programmed I/O means that all I/O operations be executed under the direct control of the CPU. It means that every data-transfer operation involving an I/O device needs the execution of an instruction by the CPU. In this mode, the transfer is between two programmable registers – one a CPU register and the other an I/O device register.

The I/O device does not transfer from an I/O device to the CPU and a store to memory unit.

CPU, main memory, and I/O device. Address lines of the system bus can also be used to choose the I/O device via an I/O port, which is a data register, hence making it

memory-mapped I/O is used to transfer data to I/O ports. A memory address is fetched from or stored at the I/O port if X is made the address. More instructions are used to transfer data. In this type of I/O addressing, special I/O instructions are used, which are activated by the READ or WRITE instruction, are used to transfer data.



**Fig. 3.8 Programmed I/O with Shared Memory and I/O Address Space (Memory-mapped I/O)**

In the organization depicted in fig. 3.9, sometimes known as I/O-mapped I/O, the memory and I/O address spaces are separate. In this scheme, a memory-referencing instruction activates the READ M or WRITE M control line which

does not affect the I/O devices. The CPU must execute separate I/O instructions to activate the READ IO and WRITE IO lines, which cause a word to be transferred between the addressed I/O port and the CPU. An I/O device's memory location can consist of the same address bit pattern without conflict.




Fig. 3.9 Programmed I/O A

When the CPU executes an instruction that addresses an I/O port, the I/O device must transfer data during a specified period. The CPU sends a read or write command of information or an indication of an I/O transfer is carried out or the CPU can be programmed to perform I/O data transfer. Frequently, the I/O device makes a hardware connection setting a flip-flop connected to the CPU.

To determine the steps to follow –

- (i) Read the data from the I/O device.
- (ii) Test the status of the I/O device transferring data.
- (iii) If not ready, wait for the data transfer.

**Interrupt Initiated I/O** – Interrupt I/O is a device-initiated I/O transfer. The external device is connected to a pin known as the interrupt (INT) pin on the processor chip. If the device requires an I/O transfer with the computer, then it activates the interrupt pin of the processor chip. Generally, the computer completes the current instruction and saves at least the contents of the current program counter in the stack.

Then, the computer automatically loads an address into the program counter to branch to a subroutine-like program known as the interrupt service routine. This program is written by the programmer. The external device desires to execute this program.




Fig. 3.10 Computer A/D Converter interface via Interrupt I/O

Types of interrupts – external interrupts, traps or exceptions.

The interrupt pins of the computer. External interrupts can further be classified into maskable and non-maskable. A maskable interrupt is one that can be disabled by software. Examples are EI or DI. The non-maskable interrupt is one that cannot be disabled. It is activated at the same time, and the processor must first service the non-maskable interrupt before servicing any maskable interrupt.

Traps are activated internally by exceptional conditions such as execution of an illegal opcode. Traps are non-maskable and cannot be interrupted.

System calls or software interrupts. When one program is interrupted or serviced by the operating system, software interrupt instructions are used.

Following are the three techniques for I/O operations –

- (i) Programmed I/O
- (ii) Interrupt initiated I/O
- (iii) DMA

Justify your answer.

**Ans.** There are three techniques for I/O operations. With programmed I/O, data are exchanged between the processor and the I/O module. The processor executes a program that gives it direct control of the I/O operation, including sensing device status, sending a read or write command, and



transferring the data. When the processor issues a command to the module, it must wait until the I/O operation is complete. If the processor is faster than the I/O module, this is wasteful processor time. With interrupt-driven I/O, the processor issues an I/O command, continues to execute other instructions, and is interrupted by the I/O module when the operation is finished its work. With both methods, the processor is responsible for extracting data from main memory for input access (DMA). In this mode, the processor accesses data directly, without processor intervention, the most efficient technique.

**Q.31. Explain the drawbacks of interrupt-driven I/O.**

**Ans.** Interrupt-driven I/O, still demands the active participation of the processor between I/O module and memory through the processor. Thus, the drawbacks are –

- (i) The speed with which the device limits the I/O transfer.
- (ii) The processor instructions must be executed to service the I/O.


**Q.32. How is interrupt-driven I/O completely how the various steps are involved?**

**Ans.** The problem with programmed I/O is that it takes a long time for the I/O module to transfer data. The processor has to wait for the transmission of data. The processor has to check the status of the I/O module. If the I/O module is not ready, the entire system is severely degraded.

An alternative is for the processor to request service from the I/O module and then go on to do some other work. The processor then requests service from the I/O module and then go on to do some other work.

The processor then requests service from the I/O module and then go on to do some other work. The processor then requests service from the I/O module and then go on to do some other work.

Interrupt is more efficient than programmed I/O because it eliminates the need for the processor to wait for the I/O module to be ready. However, interrupt I/O still consumes a lot of processor time because every word of data that goes from memory to I/O module must pass through the processor.



**Processing**

1. The following sequence

to the processor.

on and responding to the

determines that there is an interrupt. The processor then issues the interrupt. The processor then transfers control to the interrupt handler. The interrupt handler then saves the status of the current program required is the status of the program counter and PSW.

The interrupt handler then saves the status of the program counter and PSW. The interrupt handler then saves the status of the program counter and PSW.

The interrupt handler then saves the status of the program counter and PSW. The interrupt handler then saves the status of the program counter and PSW.

(vii) The interrupt handler next processes the interrupt.

(viii) Now saved register values are retrieved from the stack and restored to the register.

(ix) The final act is to restore the PSW and program counter value from the stack.

Q.33. What is the basic advantage of using interrupt-initiated data transfer over transfer under program control without an interrupt?

(R.G.P.V., Dec. 2008, June 2009)

Ans. Refer to Q.32.

Q.34. With the help of suitable flowchart explain the interrupt-initiated data transfer operation.

Ans. The problem with a long time for the I/O module transmission of data. The processor status of the I/O module and the entire system is severely affected.

An alternative is for the processor to go to do some other work and then go to do some other work. The processor requests the I/O module to transfer data. The processor resumes its former process.

Let us consider how the interrupt-initiated data transfer works. For input, the I/O module sends data to the processor. The I/O module then processes the data. Once the data are in the processor register, the module signals the processor over a control line. The processor then waits until its data are ready. When the required data are ready, the I/O module places its data on the bus. The processor is then ready for another I/O operation. The processor's point of view of the input is as follows. The processor issues a READ command. It then goes on to do something else. At the end of the next instruction cycle, the processor checks for an interrupt. When the interrupt from the I/O module occurs, the processor saves the current program and the interrupt. In this case, the processor takes the word of data from the I/O module and stores it in memory. It then restores the context of the program it was working on and resumes execution.

Fig. 3.12 shows the use of interrupt I/O for reading in a block of data.




Fig. 3.12 Interrupt-driven I/O

**Advantages and Disadvantages – Interrupt I/O** is more efficient than programmed I/O because it eliminates needless waiting. However, interrupt I/O still consumes a lot of processor time, because every word of data that goes from memory to I/O module or from I/O module to memory must pass through the processor.

EMS

A relative mode branch type is equivalent to decimal 750. 1500.

relative address field of the

value in binary using 12 bits.

after the fetch phase and that the binary value in PC is equal to the binary value

(R.G.P.V., Dec. 2009)

51

using 12 bits is

cause the relative address of

$$500 = 000111110100$$

$$PC = 751 = 001011101111$$

$$RA = -251 = 111100000101$$

$$EA = 500 = 000111110100$$



Prob. 7. What is addressing mode? An instruction is stored at location 300 with its address field at location 301. The address field has the value 400. A processor register R1 contains the number 200. Evaluate the effective address if the addressing mode of the instruction is -

- Direct
- Immediate
- Register Indirect
- Relative
- Index with R1

Sol. Addressing Mode:

PC

R1 = 200

Now,

Effective address -

- Direct - 400
- Immediate - 3
- Relative - 302
- Register indirect
- Indexed - 200

Prob. 8. At memory address 300, an instruction is stored with a mode bit as a 1. The address field of the instruction stored is 500. At location 500, the numbers are stored at different addresses as follows:

Memory (Address)	
300	
400	
500	
600	
702	900
800	325
	300

If the content of PC is 200, while the contents of register R1 is 400. Find out contents of AC and effective address for the following addressing modes -

- Direct address
- Indirect address
- Relative address
- Indexed address

Register indirect addressing mode,

(R.G.P.V., Dec. 2005)

Table 3.5

	Effective Address	Content of AC
	500	800
s	800	300
s	702	325
s	600	900
t	400	700

er than an address, therefore s case is 201. In the *indirect* ry at address 500. So, the . In the *relative mode*, the operand is 325. In the *index* 500 = 600 and the operand

Memory

Address	Mode
Address = 500	
Next instruction	
450	
700	
800	
900	
702	325
800	300

Fig. 3.13

is 900. In the **register mode**, the operand is in R1 and 400 is loaded into AC. There is no effective address in this case. In the **register indirect mode**, the effective address is 400, equal to the content of R1 and the operand loaded into AC is 700. Table 3.5 lists the values of the effective address and operand loaded into AC for the addressing modes.

### PRIORITY

**Q.35.** What do you mean by priority interrupt? How does the processor determine the priority of an interrupt?

**Ans.** Program interrupt occurs when a currently running program is interrupted by an external or internal general purpose interrupt. After the service program is executed, the processor resumes execution of the program.

The hardware procedure for interrupt execution of a subroutine is as follows: When the interrupt occurs, the processor saves the current program counter, the current status conditions, the current register values, and the beginning address of the subroutine. The beginning address of the subroutine is then loaded into the program counter. The service routine is then executed and the processor proceeds to service it.

**Q.36.** What is meant by priority interrupt? Explain the priority of an interrupt.

**Ans.** Priority interrupt is an interrupt in which the processor services the interrupt in the order of its priority.

**Write short note on priority interrupt.**

**Ans.** Priority interrupt is an interrupt in which the processor services the interrupt in the order of its priority. When several interrupt requests arrive simultaneously, the system can also determine which interrupt request is to be serviced first. Higher-priority interrupt levels are allocated to request which are being serviced. If a lower-priority interrupt is delayed or interrupted, it could have serious results. Devices with high speed data transfers are given high priority and slow devices receive low priority. If two or more requests arrive simultaneously, the system can also determine which interrupt request is to be serviced first.

When several interrupt requests arrive simultaneously, the system can also determine which interrupt request is to be serviced first. The priority of simultaneous interrupts can be established by software or hardware. A **polling** method is used to recognize the highest-priority source of an interrupt. In this method, one common branch address is used for all interrupts. The priority of each interrupt is tested. First the highest-priority source is tested. If it is not available, control branches to a lower-priority source. If it is available, control branches to one of the lower-priority sources. If there are many interrupts, a polling method is available to service the I/O unit can be used to speed up the interrupt service.

The priority of simultaneous interrupts can be established by software or hardware. A **polling** method is used to recognize the highest-priority source of an interrupt. In this method, one common branch address is used for all interrupts. The priority of each interrupt is tested. First the highest-priority source is tested. If it is not available, control branches to a lower-priority source. If it is available, control branches to one of the lower-priority sources. If there are many interrupts, a polling method is available to service the I/O unit can be used to speed up the interrupt service.

When several interrupt requests from many sources arrive simultaneously, the system has the highest priority. The priority of each interrupt is tested on this determination. First the highest-priority source is tested. If it is not available, control branches to a lower-priority source. If it is available, control branches to one of the lower-priority sources. If there are many interrupts, a polling method is available to service the I/O unit can be used to speed up the interrupt service.

**Q.37.** Explain the priority of an interrupt. (R.G.P.V., June 2016)

**Ans.** Priority interrupt is an interrupt in which the processor services the interrupt in the order of its priority. (R.G.P.V., June 2008)

When several interrupt requests arrive simultaneously, the system can also determine which interrupt request is to be serviced first. Higher-priority interrupt levels are allocated to request which are being serviced. If a lower-priority interrupt is delayed or interrupted, it could have serious results. Devices with high speed data transfers are given high priority and slow devices receive low priority. If two or more requests arrive simultaneously, the system can also determine which interrupt request is to be serviced first.

There is also the possibility that several sources will request service simultaneously. The priority interrupt system establishes a priority over the various sources to determine which condition is to be serviced first when two or more requests arrive simultaneously.

It is not possible to have a priority interrupt without a mask register.



**Q.39. Explain the process of handling an interrupt that occurs during the execution of a program, with the help of an example.**

(R.G.P.V., Dec. 2009, 2010)

**Ans.** The way that the interrupt is handled by the computer can be explained by means of the flowchart of computer. When  $R = 0$ , the computer is in the execute phase of the instruction. If  $R = 1$ , it indicates that the program continues with the next instruction. If both flags are 0, it indicates that the program is ready for transfer of instruction to the next instruction cycle. If either flag is 1, at the end of the execute phase, it goes to an interrupt cycle.




Fig. 3.14

The interrupt cycle is a return address operation. The return address available in PC is stored in a specific location where it can be found later when the program returns to the instruction at which it was interrupted. This location may be a processor register, a memory stack, or a specific memory location. Here, we choose the memory location at address 0 as the place for storing the return address. Control then inserts address 1 into PC and clears IEN and R so that no more interruptions can occur until the interrupt request from the flag has been serviced.

An example that shows what happens during the interrupt cycle is shown in fig. 3.15. Suppose that an interrupt occurs and R is set to 1 while the control is executing the instruction at address 255. At this time, the return address 256 is in PC. The programmer has previously placed an input-output instruction in memory starting from address 1120 and a BUN 1120

(a).

Since  $R = 1$ , it proceeds to the memory location 1120. This program then transfers the required instruction I/O is executed where it was interrupted.

Memory	
256	
BUN 1120	
Main Program	
I/O Program	
BUN 0	

Interrupt Cycle

Interrupt Cycle

Interrupt ? Draw the

(R.G.P.V., June 2015)

**Ans.** Refer to Q.35 and Q.39.

**Q.41. Write short note on parallel priority interrupt.**

**Ans.** In this method, a register whose bits are set separately by the interrupt signal from each device is used. Priority is established according to the position of the bits in the register. In addition to the interrupt register, the circuit may include a mask register which is used to control the status of each interrupt.



request. The mask register can be programmed to disable lower-priority interrupts while a higher-priority device is being serviced. In addition, it provides a facility, that permits a high priority device to interrupt the CPU while a lower-priority device is being serviced.

Fig. 3.16 shows the priority logic for a system of four interrupt sources.

Each device has an interrupt register and is cleared by program instruction. It is a high-speed device because it is a high-speed device followed by a character register. It has the same number of bits as the interrupt register. It is possible to set or reset any bit in the mask register by means of program instructions. Each interrupt bit and its corresponding mask bit are connected to an AND gate to generate the four inputs to a priority encoder. In this manner, an interrupt is identified only if its corresponding mask bit is set to 1 by the program. The priority encoder produces two bits of the vector address, that is transferred to the CPU.

When an interrupt occurs, the encoder sets an interrupt enable (IEN) can be set or cleared by the interrupt system. Output interrupt signal for the CPU. CPU enables the bus buffer is kept into data bus.

**Q.42. Write short note**

**Explain daisy chaining priority interrupt.**

**Or**

**Briefly explain daisy-chaining priority method of interrupt.**

**Or**

**Explain daisy-chaining priority for data transfer.**


(R.G.P.V., Dec. 2000)

(R.G.P.V., June 2001)

(R.G.P.V., June 2002)

**Ans.** In the daisy-chaining method of establishing priority, all devices that request an interrupt are connected serially. The device with the highest priority is kept in the first position, followed by lower-priority devices up to the device with the lowest priority, which is kept last in the chain. Fig. 3.17 shows this method of connection between three devices and the CPU. The interrupt request

line connects all devices and forms a wired logic connection. When any device requests an interrupt, the interrupt line goes out in the CPU. In case no device requests an interrupt, the line is in the high-level state and no interrupt is present. When a device requests an interrupt, it pulls the line down to a negative logic OR line. The CPU responds to an interrupt by sending a 1 at its PI (priority input) to the next device through the PO (priority output) line. When a device receives an interrupt acknowledge signal from the CPU, it proceeds to insert its own vector address into the data bus for the CPU to use during the interrupt service.



### Interrupt

When a device requests an interrupt, it pulls the line down to a negative logic OR line. The CPU responds to an interrupt by sending a 1 at its PI (priority input) to the next device through the PO (priority output) line. When a device receives an interrupt acknowledge signal from the CPU, it proceeds to insert its own vector address into the data bus for the CPU to use during the interrupt service.

In the daisy-chain arrangement, the highest priority is given to the device which receives the interrupt acknowledge signal from the CPU. The device which is farthest from the CPU has the lowest priority.

The internal logic that must be included within each device when connected in the daisy-chaining arrangement is shown in fig. 3.18. The device sets its RF



request. The mask register can be programmed to disable lower-priority interrupts while a higher-priority device is being serviced. In addition, it provides a facility that permits a high priority device to interrupt the CPU while a lower-priority device is being serviced.

Fig. 3.16 shows the priority logic for a system of four interrupt

It has an interrupt register and cleared by program in disk because it is a high-speed followed by a character same number of bits as the interrupt register. It is possible to set or reset a bit in the mask register by means of program instructions. Each interrupt bit and its corresponding mask bit are connected to an AND gate to generate the four inputs to a priority encoder. In this manner, an interrupt is identified only if its corresponding mask bit is set to 1 by the program. The priority encoder produces two bits of the vector address, that are transferred to the CPU.

When an interrupt the encoder sets an interrupt IEN can be set or cleared the interrupt system. Out interrupt signal for the CPU enables the bus buffer kept into data bus.

Q.42. Write short note

Explain daisy chaining priority interrupt.

Or

Briefly explain daisy-chaining priority method of interrupt.

Or

Explain daisy-chaining priority for data transfer. (R.G.P.V., June 2018)


(R.G.P.V., Dec. 2018)

(R.G.P.V., June 2018)

(R.G.P.V., June 2018)

Ans. In the daisy-chaining method of establishing priority, all devices that request an interrupt are connected serially. The device with the highest priority is kept in the first position, followed by lower-priority devices up to the device with the lowest priority, which is kept last in the chain. Fig. 3.17 shows this connection between three devices and the CPU. The interrupt request

logic connection. When any device requests an interrupt, the interrupt line goes to the CPU. In case no device is in the high-level state and no device is connected to a negative logic OR line, the CPU responds to an interrupt by setting the priority in the next device through the PO (priority output) line. When the CPU receives an interrupt acknowledge signal from the device, it proceeds to insert its own interrupt into the CPU to use during the



#### Interrupt

When a device places its VAD on the interrupt line, it has been blocked. A device, which does not have pending interrupt, will intercept the acknowledge signal from the CPU. The device does not have pending interrupt by placing a 1 in its PO output to inform the CPU. The device with the highest priority is the one with the highest VAD on the interrupt line.

In the daisy-chain arrangement, the highest priority is given to the device which receives the interrupt acknowledge signal from the CPU. The device which is farther from the first position, the lower is its priority.

The internal logic that must be included within each device when connected in the daisy-chaining arrangement is shown in fig. 3.18. The device sets its RF



flip-flop when it wants to interrupt the CPU. Output of the RF flip-flop, through an open-collector inverter, a circuit which provides the wired-OR for the common interrupt line. When  $PI = 0$ , both  $PO$  and the enable input  $VAD$  are equal to 0, irrespective of the value of  $RF$ . When  $PI = 1$  and  $RF = 1$ , then  $PO = 1$  and the vector address is disabled. This condition provides an acknowledge signal to the device is active. This is done by placing a 0 in  $PO$ . The vector address. After a signal the CPU has received the




Fig. 3.18 One State

Q.43. Explain polling and priority interrupt.

Ans. Polling – Refer to Q.41.  
Daisy-chaining Method

Q.44. Why is priority interrupt used?

Ans. Refer to Q.36, (i)

Q.45. What do you mean by interrupt handling techniques?

Ans. Interrupt – Refer to Q.41.  
Interrupt Handling techniques are –

(i) Polling – Refer to Q.36.

(ii) Parallel Priority Interrupt – Refer to Q.41.

(iii) Daisy-chaining Priority – Refer to Q.42.

## DMA, INPUT-OUTPUT PROCESSOR (IOP)

Q.46. Write short note on DMA.

(R.G.P.V., June 2005, 2006)

(R.G.P.V., June 2016)

A device such as magnetic disk drive, tape drive, etc. connected to the CPU. Removing the CPU from the memory buses transfer technique is known as DMA. It has no control of the data transfer directly between the device and the memory over the buses.

in detail how this is done.  
(R.G.P.V., June 2013)

There are many ways. One common way is to use a special control line called  $BG$  (Bus Grant) from the CPU to the DMA controller. When this input is active, the DMA controller takes control of the bus and places the data into a high-impedance state. This means that the CPU is disabled. The external DMA controller then originates the bus request for memory transfers without the CPU's control. After the transfer, it disables the  $BG$  and takes control of the buses.




Fig. 3.19 CPU Bus Signals for DMA Transfer



When the DMA takes control of the bus system, it communicates with the memory. The transfer can be made in several ways. In DMA transfer, a block sequence consisting of a number of memory words is transferred in a continuous burst while the DMA controller is master of the memory bus. This mode of transfer is needed for fast devices such as magnetic disk.

data transmission can be transferred. An alternate mode of transfer is to transfer data in a burst. An alternate controller to transfer data from the bus to the CPU is to allow the direct cycle to allow the direct

**Q.48. Differential transfer.**

**Ans.** With program and the I/O module. The control of the I/O operation is done by the write command, and transfer

In direct memory exchange data directly,

**Q.49. Why are DMA controllers bidirectional? Under what conditions are they used as inputs? Under what conditions as outputs?**

**Ans.** When the CPU and write lines are used for DMA transfer. When the DMA controller is used as a bidirectional device, the read and write lines are used as inputs and outputs. Thus, the read and write lines are used as

**Q.50. Why does DMA controller require memory transfer? Explain.**

**Ans.** The CPU can transfer data from a device to memory without any damage or loss of data. Thus, the read and write lines are used as

**Q.51. Explain the functions of a typical DMA controller.**

**Ans.** The main functions of a typical DMA controller are as follows:

- The I/O devices request DMA operation through the DMA request line of the controller chip.
- The controller chip activates the CPU HOLD pin, requesting the CPU to release the bus.

(iii) The processor sends HLDA (hold acknowledge) back to the DMA controller, indicating the bus is disabled. The DMA controller places the current value of its internal register, such as the address register and counter, on the system bus and sends a DMA acknowledge to the peripheral device. The peripheral device completes the DMA transfer.

**initialised I/O and direct memory access (R.G.P.V., Dec. 2011)**

in I/O command and then the DMA controller sends a signal to the peripheral device to signal the end of access a specialized I/O device to access a large block of data.


**working principle of DMA controller (R.G.P.V., Dec. 2008)**

**working principle of DMA controller? How does it work? Draw a block diagram. (R.G.P.V., Dec. 2009)**

**working principle of DMA controller. (R.G.P.V., June 2012)**

**1. (R.G.P.V., Dec. 2014)**

**(R.G.P.V., June 2017)**  
The block diagram of a DMA controller is shown in fig. 3.20. It shows the address bus, data bus and control lines. In the



**Fig. 3.20 Block Diagram of DMA Controller**



DMA, the registers are chosen by the CPU through the address bus by enabling the DS (DMA select) and RS (register select) inputs. The RD (read) and WR (write) inputs are bidirectional. If the BG (bus grant) input is 0, then the CPU can communicate with the DMA registers through the data bus to read or write to the DMA registers. If BG = 1, then CPU has relinquished the data bus and the DMA can communicate with the CPU through the data bus. The address in the address bus is chosen by the prescribed handshaking protocol between the peripheral through the request line and the DMA controller.

The DMA controller has three registers: an address register, a word count register, and a control register. The address register contains an address. The address register is incremented by one after each word transfer. The word count register contains the number of words to be transferred. The control register contains the mode of transfer specified to the CPU as I/O interface register. The DMA registers under program control are:

First, the DMA is initialized. Then it continues to transfer data block by block. Basically, the DMA controller follows the I/O instructions, which include:

The CPU initializes the DMA registers under program control as follows:

- The starting address of the data block available (for read) or when the transfer is to start.
- The word count register.
- Control to specify the mode of transfer.
- A control to enable the DMA controller.

The starting address is stored in the word count register. Once the DMA is initialized, it can transfer data block by block unless it receives an interrupt signal. When the words have been transferred, the DMA controller generates an interrupt signal to the CPU.

**Q.54. What is a DMA principle.**

*Ans.* Refer to Q.46, Q.47, and Q.53.

**Q.55. What is a DMA controller? How it transfers data in a computer system? Write in short.**

*Or*


**Explain how the data is transferred between memory and I/O devices using DMA controller.**

*(R.G.P.V., Dec. 2000)*

*Ans.* When large blocks of data need to be transferred at high speed, a special control unit may be provided to enable transfer of a block of data directly between an external device and the main memory, without continuous intervention by the CPU. This approach is called **direct memory access** or **DMA**.

The DMA controller has three registers, one for generating the address of the word count. A third register is used to specify the function to be performed. For disk drives, other registers may be required. The DMA controller registers must be under program control, they should be initialized by the CPU, as in the case of any other I/O device.

The DMA controller is used in conjunction with a disk unit and a printer. In such a case, the DMA controller registers are duplicated. The registers required to control the disk unit and the printer are duplicated, so that the connection is also provided.



2-channel DMA Controller

(Write).

Identically to implement the disk unit to synchronise its transfer of DMA transfer, this fact is handled by the DMA controller. The status register of the DMA controller indicates the transfer occurred correctly.

While the DMA transfer is occurring, the program that requested the transfer cannot continue. However, the CPU can be used to execute another program. When the DMA transfer is completed, the CPU may switch back to the program that requested the transfer. It is the responsibility of the operating system to suspend the execution of one program and to start another. It is also the responsibility of the operating system which initiates the DMA operation when requested to do so.



so by a program. After the transfer is completed, the DMA controller informs the CPU by means of a control signal on the bus, known as the interrupt request signal. The controller activates this signal at the same time it sets the Ready bit in its status register.

It is important to note that a conflict situation may arise if both the CPU and a DMA controller try to access the same memory. To avoid this conflict, a special circuit is used to give priority to the activities of all devices requiring it. This is known as a priority system. Memory access is interwoven with top priority speed peripherals, like disk and CPU generates the majority of the requests. This technique is regarded as "stealing" memory cycles. The technique may be given exclusive access to the bus without interruption. This is known as cycle stealing.

**Q.56. What are the different modes of direct memory access?**

**Ans.** There are three basic modes of DMA transfer:

(i) **Block-transfer**: In this mode, data is transferred from the computer to the peripheral device. The CPU has no access to the bus. During this time, the CPU cannot execute any program. This method is popular for large data transfer.

(ii) **Cycle Stealing**: In this mode, memory and an I/O device share the bus. The CPU is generated by ANDing the bus with the device's clock. This has the same frequency as the CPU.

(iii) **Interleaved**: In this mode, the system bus when the CPU is not using it. For example, the CPU does not use the bus while incrementing the program counter or performing an ALU operation. The DMA controller chip identifies these cycles and allows transfer of data between the memory and I/O device. Data transfer takes place over a period of time for this method.

Also, refer to Q.55.

**Q.57. What are different modes of data transfer? Explain the DMA controller with block diagram. What is meant by block transfer?**  
(R.G.P.V., Dec. 2012)

**Ans.** Modes of Data Transfer – Refer to Q.56.

**Block Diagram of DMA Controller** – Refer to Q.53.

Transfer in computer system and

by the data bus and address bus. It activates the RS line and initializes the DMA by the peripheral device and the memory. The DMA controller is informed by a DMA request, informing the CPU with its BG line, informing the DMA puts the current value




Fig. 3.22 DMA Transfer in a Computer System

**Msinventer**



**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**

**Msinventer**



**Msinventer**

**Msinventer**

**Msinventer**